

**SWITCHING THEORY AND LOGIC DESIGN**

**COURSEFILE**

### Coursefile contents:

1. Cover Page
2. Syllabus copy
3. Vision of the department
4. Mission of the department
5. PEOs and POs
6. Course objectives and outcomes
7. Brief note on the importance of the course and how it fits in to the curriculum
8. Prerequisites
9. Instructional Learning Outcomes
10. Course mapping with PEOs and POs
11. Class Time Table
12. Individual Time Table
13. Lecture schedule with methodology being used/adopted
14. Detailed notes
15. Additional/missing topics
16. University previous Question papers
17. Question Bank
18. Assignment topics
19. Unit wise questions
20. Tutorial problems
21. Known gaps
22. Discussion topics
23. References, Journals, websites and E-links
24. Quality measurement Sheets
  - a. course and survey
  - b. Teaching evaluation
25. Student List
26. GroupWise Student List for discussion topics

GEETHANJALI COLLEGE OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF *Electrical and Electronics Engineering*

(Name of the Subject / Lab Course) : *Switching Theory and Logic Design*

(JNTU CODE –A40407)

Programme : *UG*

Branch: **Electrical and Electronics Engineering**

Version No : *01*

Year: *II year*

Generated on : *05/11/15*

Semester: *II-Sem*

No. of pages :

Classification status (Unrestricted / Restricted )

Distribution List :

Prepared by : 1) Name : **D.Radhika,**

1) Name :

2) Sign :

2) Sign :

3) Design : **Assoc. Prof**

3) Design :

4) Date : **05/11/2015**

4) Date :

Verified by : 1) Name :

\* For Q.C Only.

2) Sign :

1) Name :

3) Design :

2) Sign :

4) Date :

3) Design :

4) Date :

Approved by : (HOD ) 1) Name :

2) Sign :

3) Date :

## 2. Syllabus copy

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

II Year B.Tech. EEE –II Sem

L T/P/D C  
4 -/-/- 4

### SWITCHING THEORY AND LOGIC DESIGN

#### UNIT I

**NUMBER SYSTEMS AND BOOLEAN ALGEBRA AND SWITCHING FUNCTIONS: Number systems:** Base Conversion Methods, Complement of Numbers, Codes - Binary codes, Binary Coded Decimal code and its properties, Unit distance codes, Alpha Numeric codes, Error detecting and correcting codes.

**Boolean Algebra:** Basic theorems and properties

**Switching Functions:** Canonical and Standard forms, Algebraic simplification of digital logic gates, Properties of XOR gates, Universal gates, Multilevel NAND/NOR realizations.

#### UNIT II

**MINIMIZATION AND DESIGN OF COMBINATIONAL CIRCUITS:** Introduction, The Minimization with theorem, The Karnaugh Map Method, Five and Six variable Maps, Prime and Essential Implications, Don't care Map entries, Using the maps for Simplifying, Tabular method, Partially specified Expressions, Multi-Output Minimization, Minimization and combinational Design, Arithmetic Circuits, Comparator, Multiplexers, Code Converters, Wired Logic, Tristate Bus system, Practical Aspects related to Combinational Logic Design, Hazards and Hazard Free Relations.

#### UNIT III

**SEQUENTIAL MACHINES FUNDAMENTALS:** Introduction, Basic Architectural Distinctions between Combinational and Sequential circuits, the Binary Cell, Fundamentals of Sequential Machine Operation, The Flip-Flop, The D- Latch Flip-Flop, the Clocked T Flip-Flop, the clocked J-K Flip-Flop, Design of a clocked Flip-flop, conversion from one Type of Flip-Flop to another, Timing and Triggering considerations, Clock skew.

#### UNIT IV

**SEQUENTIAL CIRCUITS DESIGN AND ANALYSIS:** Introduction, State diagram, Analysis of Synchronous Sequential Circuits, Approaches to the Design of Synchronous sequential Finite State Machines, Design Aspects, State Reduction, Design Steps, Realization using Flip-Flops.

**Counters:** Design Of Single Mode Counters; Ripple Counter, Ring Counter, Shift Register, Shift Register Sequences, Ring Counter using Shift Register.

#### UNIT V

**SEQUENTIAL CIRCUITS :** Finite state machine-capabilities and limitations, Mealy and Moore models-minimization of completely specified and incompletely specified sequential machines, Partition techniques and Merger chart methods-concept of minimal cover table.

**ALGOROTHIMIC STATE MACHINES :** Salient features of the ASM chart-Simple examples-System design using data path and control subsystems-control implementations-examples of Weighing machine and Binary multiplier.

**TEXT BOOKS :**

1. Switching & Finite Automata theory – Zvi Kohavi and Neeraj K Jha, ,3<sup>rd</sup> Edition, Cambridge.
2. Digital Design – Morris Mano, PHI, 3rd Edition.

**REFERENCE BOOKS:**


1. Introduction to Switching Theory and Logic Design – Fredriac J Hill, Gerald R Peterson, 3<sup>rd</sup> Edition, John Willey and Sons Inc,
2. Digital Fundamentals – A Systems approach – Thomas L Floyd, Pearson, 2013.
3. Digital Logic Design – Ye Brian and HoldsWorth, Elsevier
4. Fundamentals of Logic Design – Charles H. Roth, Thomson Publications, 5th Edition, 2004
5. Digital Logic Applications and Design – John M. Yarbrough, Thomson Publications, 2006
6. Digital logic and state machine design – Comer, 3<sup>rd</sup>, Oxford 2013.

### 3. Vision of EEE

*To provide excellent Electrical and electronics education by building strong teaching and research environment*

### 4. Mission of EEE

*To offer high quality graduate program in Electrical and Electronics education and to prepare students for professional career or higher studies. The department promotes excellence in teaching, research, collaborative activities and positive contributions to society*



**Figure 1.1: Process for defining Vision and Mission of the Department**

## 5.1 PROGRAM EDUCATIONAL OBJECTIVES

*PEO 1. Graduates will excel in professional career and/or higher education by acquiring knowledge in Mathematics, Science, Engineering principles and Computational skills.*

*PEO 2. Graduates will analyze real life problems, design Electrical systems appropriate to the requirement that are technically sound, economically feasible and socially acceptable.*

*PEO 3. Graduates will exhibit professionalism, ethical attitude, communication skills, team work in their profession, adapt to current trends by engaging in lifelong learning and participate in Research & Development.*

## **5.2 PROGRAM OUTCOMES**

The Program Outcomes of UG in Electrical and Electronics Engineering are as follows

**PO 1. An ability to apply the knowledge of Mathematics, Science and Engineering in Electrical and Electronics Engineering.**

**PO 2. An ability to design and conduct experiments pertaining to Electrical and Electronics Engineering.**

**PO 3. An ability to function in multidisciplinary teams**

**PO 4. An ability to simulate and determine the parameters such as nominal voltage current, power and associated attributes.**

**PO 5. An ability to identify, formulate and solve problems in the areas of Electrical and Electronics Engineering.**

**PO 6. An ability to use appropriate network theorems to solve electrical engineering problems.**

**PO 7. An ability to communicate effectively.**

**PO 8. An ability to visualize the impact of electrical engineering solutions in global, economic and societal context.**

**PO 9. Recognition of the need and an ability to engage in life-long learning.**

**PO 10 An ability to understand contemporary issues related to alternate energy sources.**

**PO 11 An ability to use the techniques, skills and modern engineering tools necessary for Electrical Engineering Practice.**

**PO 12 An ability to simulate and determine the parameters like voltage profile and current ratings of transmission lines in Power Systems.**

**PO 13 An ability to understand and determine the performance of electrical machines namely speed, torque, efficiency etc.**

**PO 14 An ability to apply electrical engineering and management principles to Power Projects.**



## 6.1 COURSE OBJECTIVES

S.No	Objectives
1	To learn basic tools for the design of digital circuits and fundamental concepts used in the design of digital systems
2	To Understand common forms of number representation in digital electronic circuits and to be able to convert between different representations.
3	To implement simple logical operations using combinational logic circuits
4	To design combinational logic circuits, sequential logic circuits
5	To impart to student the concepts of sequential circuits, enabling them to analyze sequential systems in terms of state machines.
6	To implement synchronous state machines using flip flops.

## 6.2 COURSE OUTCOMES

S.No.	Outcome
1	Able to manipulate numeric information in different forms, e.g. different bases, signed integers, various codes such as ASCII, gray, and BCD.
2	Able to manipulate simple Boolean expressions using the theorems and postulates of Boolean algebra and to minimize combinational functions.
3	Able to design and analyze small combinational circuits and to use standard combinational functions/building blocks to build larger more complex circuits.
4	Able to design and analyze small sequential circuits and devices and to use standard sequential functions/building blocks to build larger more complex circuits.

## 7. BRIEF NOTE ON THE IMPORTANCE OF THE COURSE:

- a. This Course provides in-depth knowledge of switching theory and design techniques of digital circuits, which is the basis for design of any digital circuit.
- b. This subject is required to understand the later subjects like LDICA, MPMC, VLSI& ES, etc.
- c. By studying this subject, the students can design and understand digital systems and its importance.
- d. The students logical thinking capability will be improved which will help in placements and in their future technical assignments.

## 8. PREREQUISITES:

1. Set theory (Mathematics)
2. Basic logic operations like bit wise operations, Shift operations, flow charts, ASCII codes, etc. (Computer Programming)

## 9. INSTRUCTIONAL LEARNING OUTCOMES

### UNIT-I

Sl No.	Module	Outcomes
1	Number System and Boolean Algebra and Switching Functions	Able to Know different number systems
2		Able to do Conversion Operations between different number systems
3		Able to know basic theorems and properties used in Boolean algebra
4		Designs different logic circuits using different logic gates
5		Designs multilevel realization functions

### UNIT-II

Sl No.	Module	Outcomes
1	Minimization and Design of Combinational Circuits	Able to get basic information in the design of combinational circuits
2		Able to solve and analyze Karnaugh Maps
3		Designs Combinational multi level circuits
4		Able to know the operation of Multiplexers and other arithmetic circuits
5		Can perform practical's with combinational logic circuits

### UNIT-III

Sl No.	Module	Outcomes
1	Sequential machines fundamentals	Able to identify architectural differences in combinational and sequential circuits
2		Able to design sequential circuits for machine operation
3		Able to design Clocked flip flops
4		Makes use of timing and triggering circuits with sequential logics

### UNIT-IV

Sl No.	Module	Outcomes
1	Sequential circuit design and analysis	Able to draw state diagrams
2		Able to analyze synchronous sequential circuits
3		Designs sequential finite state machines
4		Designs different types of counters and registers



<p><b>CO 2:</b></p> <p>Represent the given Boolean / Switching functions in various forms, prove Boolean Theorems, and minimize Boolean functions using these Theorems. Realize Switching functions using basic logic gates/universal gates.</p>	2	2	2	1	2				1	1	2	2	2	
<p><b>CO 3:</b></p> <p>a. Minimize the given Switching functions in SoP and PoS forms using K-Map.</p> <p>b. Given a switching a function, generate the set of Prime Implicants using Tabular Method and minimize the function.</p>	2	2	2	1	2				1	1	2	2	2	
<p><b>CO 4:</b></p> <p>Design the different types of combinational logic circuits.</p>	2	2	2	1	2				1	1	2	2	2	
<p><b>CO 5:</b></p> <p>Design combinational logic circuits using different types of PLDs,</p>	2	2	2	1	2				1	1	2	2	2	

namely, PROM, PLA and PAL.														
<b>CO 6:</b> Design different types of synchronous sequential logic circuits.	2	2	2	1	2				1	1	2	2	2	
<b>CO 7:</b> Design fundamental mode and pulse mode asynchronous sequential machines.	2	2	2	1	2				1	1	2	2	2	
<b>CO 8:</b> Design digital systems using ASM Charts.	2	2			2		2		1	1	2	2	2	

Geethanjali College of Engineering & Technology									
Department of Electrical & Electronics Engineering									
Year/Sem/Sec: II-B. Tech-II Sem(Version-0)			Room No:		Acad Year 2015-16,		WEF: 07-12-2015		
Class Teacher: Mrs.D.Radhika									
Time	09.30-10.20	10.20-11.10	11.10-12.00	12.00-12.50	12.50-13.30	13.30-14.20	14.20-15.10	15.10-16.00	
Period	1	2	3	4	LUNCH	5	6	7	
Monday	EC	NT	EM-II	PS-I		MEFA	CACHE/SPORTS/ LIBRARY/ MENTORING		
Tuesday	STLD	NT	CRT			MEFA	EM-II	EC	
Wednesday	PS-I	STLD	NT	EM-II		ECS/EM-I LAB			
Thursday	NT	EM-II*	PS-I	STLD		ECS/EM-I LAB			
Friday	EM-II	EC	STLD	NT		MEFA	EC	PS-I	
Saturday	STLD	PS-I	EC	MEFA		GENDER SENSITIZATION			
No	Subject(T/P)			Faculty Name		Mobile No	Periods/Week		
1	Network Theory (A40213)			Dr.S.Radhika			4+1*-Periods		
2	Switching Theory and Logic Design (A40407)			Mrs.D.Radhika			4+1*-Periods		
3	Electrical Machines-II (A40212)			Mr.G.Srikanth/Mrs.D.Radhika			4+1*-Periods		
4	Power Systems-I (A40214)			Mr.N.Santhinath			4+1*-Periods		
5	Manegerial Eeconomics and Financial			Mrs.B.P.S.Jyothi			4-Periods		

	<b>Analysis (A40010)</b>		
6	<b>Electronic Circuits (A40413)</b>	<b>Mrs.B.Mamatha</b>	<b>4+1*-Periods</b>
7	<b>GENDER SENSITIZATION</b>	<b>Mr.N.V.Bharadwaj</b>	<b>3-Periods</b>
8	<b>Electrical Machines-I LAB (A40287)</b>	<b>Santhinath/Rakesh/Srikanth/NV Bharadwaj</b>	<b>3+3-Periods</b>
9	<b>Electrical Circuits and Simulation LAB (A40286)</b>	<b>D.Krishna/D.Radhika/Dr.S.Radhika</b>	<b>3+3-Periods</b>
10	<b>CACHE/LIBRARY/SPORTS/MENTORING</b>		<b>2 PERIODS</b>
11	<b>Campus Recruitment Training</b>		<b>2 Periods</b>

\*- Tutorial

Date: 3/12/2015 Dept. Coord: \_\_\_\_\_

HOD: \_\_\_\_\_ DeanAcad: \_\_\_\_\_ Principal: \_\_\_\_\_

### **13. Lecture schedule with methodology being used / adopted**

SL.No.	Unit No.	Total No. of Periods	Week No.	Topic to be covered in One lecture	Regular/ Additional	Teaching aids used LCD/OHP/BB	Remarks
1	I		WEEK 1	Introduction to switching theory and logic design	Regular	BB	
2				Number Systems	Regular	BB	
3				Number base conversions	Regular	BB	
4				Complement of numbers	Regular	BB	
				TUTORIAL			
5				Binary Codes, Binary Coded Decimal Code and its properties	Regular	BB	
6			WEEK 2	Unit Distance Codes, Alpha Numeric Codes	Regular	BB	
7				Error Detecting & correcting codes	Regular	BB	
8				Tutorial class	Regular	BB	
8				Fundamental & postulates of Boolean algebra	Regular	BB	
9				Theorems and properties	Regular	BB	
10			WEEK 3	Switching functions	Regular	BB	

11				Canonical & standard forms	Regular	BB	
				TUTORIAL			
12				Algebraic simplification of digital logic gates	Regular	BB	
13				Inhibit circuits	Additional	BB	
16				Properties of XOR Gates, Universal Gates		BB	
17			WEEK 4	Multi-level NAND/NOR Realizations	Regular	BB	
18	<b>II</b>			Minimization with theorems	Regular	BB	
				TUTORIAL			
19				<b>k-Map Method</b>	Regular	BB	
20				Five and Six variable Maps	Regular	BB	
21				Prime and Essential Prime Implications, Don't Care Map Entries	Regular	BB	
22			WEEK 5	Tabular Method	Regular	BB	
				TUTORIAL			
23				Partially Specified Expressions	Regular	BB	
24				Multi-output Minimization	Regular	BB	
25				<b>Combinational Design:</b> Arithmetic Circuits	Regular	BB	
26				Comparator	Regular	BB	
27			WEEK 6	Multiplexers	Regular	BB	
28				Code Converters	Regular	BB	
				TUTORIAL			
29				Wired Logic, Tri-state Bus Systems	Additional	BB	
30				Practical Aspects related to combinational Logic design	Regular	BB	

31				TUTORIAL	Regular	BB	
32	<b>III</b>		WEEK 7	Sequential Machine Fundamentals - introduction	Regular	BB	
33				Basic architectural distinctions between combinational and sequential circuits	Regular	BB	
34				Binary Cell, fundamentals of sequential machine operation	Regular	BB	
35				Flip-flop and types of flip-flops	Regular	BB	
36				D- Latch Flip-flop	Regular	BB	
37				WEEK 8	Tutorials	Regular	BB
38					Regular	BB	
39						BB	
40	<b>VI</b>	9					
41					Regular	BB	
42			WEEK 9			Regular	BB
43					Regular	BB	
44					Regular	BB	
45					Additional	BB	
46						BB	
47				B.TECH I-MID INTERNAL EXAMINATIONS			
48			WEEK 10				
49	<b>V</b>				Regular	BB	
50					Regular	BB	
51					Regular	BB	
52					Regular	BB	





53			WEEK 11 (15 <sup>TH</sup> SEP TO 21 <sup>ST</sup> SEP)		Regular	BB		
54						BB		
55								
56					Regular	BB		
57					Regular	BB		
58			WEEK 12		Regular	BB		
59					Regular	BB		
60					Additional	BB		
61						BB		
62						BB		
63								

## 14. Detailed Notes

### Digital and Analog Signals

Signals carry information and are defined as any physical quantity that varies with time, space, or any other independent variable. For example, a sine wave whose amplitude varies with respect to time or the motion of a particle with respect to space can be considered as signals. A system can be defined as a physical device that performs an operation on a signal. For example, an amplifier is used to amplify the input signal amplitude. In this case, the amplifier performs some operation(s) on the signal, which has the effect of increasing the amplitude of the desired information-bearing signal.

Signals can be categorized in various ways; for example discrete and continuous time domains. Discrete-time signals are defined only on a discrete set of times. Continuous-time signals are often referred to as continuous signals even when the signal functions are not continuous; an example is a square-wave signal.



**Figure 1a: Analog Signal**

**Figure 1b : Digital Signal**

Another category of signals is discrete-valued and continuous-valued or otherwise known as digital and analog signals. Digital signals are discrete-valued and analog signals are continuous electrical signals that vary in time as shown in Figure 1 (a) and (b). Analog devices and systems process signals whose voltages or other quantities vary in a continuous manner.

They can take on any value across a continuous range of voltage, current, or other metric. The analog signals can have an infinite number of values. Analog systems can be called wave systems. They have a value that changes steadily over time and can have any one of an infinite set of values in a range. Analog signals represent some physical quantity and they can be a model of the real quantity. Most of the time, the variations corresponds to that of the non-electric (original) signal. For example, the telephone transmitter converts the sounds into an electrical voltage signal. The intensity of the voice causes electric current variations. Therefore, the two are analogous hence the name analog. At the receiving end, the signal is reproduced in the same proportion. Hence the electric current is a model and is an electrical representation of one's voice.

Not all analog signals vary as smoothly as the waveform shown in Fig 1(a). Digital signals are non-continuous, they change in individual steps. They consist of pulses or digits with discrete levels or values. The value of each pulse is constant, but there is an abrupt change from one digit to the next. Digital signals have two amplitude levels. The value of which are specified as one of two possibilities such as 1 or 0, HIGH or LOW , TRUE or FALSE and so on. In reality, the values are anywhere within specific ranges and we define values within a given range.

A digital system is the one that handles only discrete values or signals. Any set that is restricted to a finite number of elements contains discrete information. The word digital describes any system based on discontinuous data or events. Digital is the method of storing, processing and transmitting information through the use of distinct electronic pulses that represent the binary digits 0 and 1. Examples of discrete sets are the 10 decimal digits, the 26 letters of the alphabet etc. A digital system would be to flick the light switch on and off. There's no 'in between' values.

#### **Advantages of digital signals**

The usual advantages of digital circuits when compared to analog circuits are:

**Noise Margin (resistance to noise/robustness) :** Digital circuits are less affected by noise. If the noise is below a certain level (the noise margin), a digital circuit behaves as if there was no noise at all. The stream of bits can be reconstructed into a perfect replica of the original source. However, if the noise exceeds this level, the digital circuit cannot give correct results.

**Error Correction and Detection :** Digital signals can be regenerated to achieve lossless data transmission, within certain limits. Analog signal transmission and processing, by contrast, always introduces noise.

**Easily Programmable :** Digital systems interface well with computers and are easy to control with software. It is often possible to add new features to a digital system without changing hardware, and to do this remotely, just by uploading new software. Design errors or bugs can be worked-around with a software upgrade, after the product is in customer hands. A digital system is often preferred because of (re-)programmability and ease of upgrading without requiring hardware changes.

**Cheap Electronic Circuits :** More digital circuitry can be fabricated per square millimeter of integrated-circuit material. Information storage can be much easier in digital systems than in analog ones. In particular, the great noise-immunity of digital systems makes it possible to store data and retrieve it later without degradation. In an analog system, aging and wear and tear will degrade the information in storage, but in a digital system, as long as the wear and tear is below a certain level, the information can be recovered perfectly. Theoretically, there is no data-loss when copying digital data. This is a great advantage over analog systems, which faithfully reproduce every bit of noise that makes its way into the signal.

**Disadvantages** The world in which we live is analog, and signals from this world such as light, temperature, sound, electrical conductivity, electric and magnetic fields, and phenomena such as the flow of time, are for most practical purposes continuous and thus analog quantities rather than discrete digital ones. For a digital system to do useful things in the real world, translation from the continuous realm to the discrete digital realm must occur, resulting in quantization errors. This problem can usually be mitigated by designing the system to store enough digital data to represent the signal to the desired degree of fidelity. The Nyquist-Shannon sampling theorem provides an important guideline as to how much digital data is needed to accurately portray a given analog signal.

Digital systems can be fragile, in that if a single piece of digital data is lost or misinterpreted, the meaning of large blocks of related data can completely change. This problem can be diminished by designing the digital system for robustness. For example, a parity bit or other error-detecting or error-correcting code can be inserted into the signal path so that minor data corruptions can be detected and possibly corrected.

Digital circuits use more energy than analog circuits to accomplish the same calculations and signal processing tasks, thus producing more heat as well. In portable or battery-powered systems this can be a major limiting factor.

Digital circuits are made from analog components, and care has to be taken to all noise and timing margins, to parasitic inductances and capacitances, to proper filtering of power and ground connections, to electromagnetic coupling amongst data lines. Inattention to these can cause problems such as "glitches", pulses do not reach valid switching (threshold) voltages, or unexpected ("undecoded") combinations of logic states.

A corollary of the fact that digital circuits are made from analog components is the fact that digital circuits are slower to perform calculations than analog circuits that occupy a similar amount of physical space and consume the same amount of power. However, the digital circuit will perform the calculation with much better repeatability, due to the high noise immunity of digital circuitry.

## Introduction

Number systems provide the basis for all operations in information processing systems. In a number system the information is divided into a group of symbols; for example, 26 English letters, 10 decimal digits etc. In conventional arithmetic, a number system based upon ten units (0 to 9) is used. However, arithmetic and logic circuits used in computers and other digital systems operate with only 0's and 1's because it is very difficult to design circuits that require ten distinct states. The number system with the basic symbols 0 and 1 is called binary. ie. A binary system uses just two discrete values. The binary digit (either 0 or 1) is called a bit.

A group of bits which is used to represent the discrete elements of information is a symbol. The mapping of symbols to a binary value is known as a binary code. This mapping must be unique. For example, the decimal digits 0 through 9 are represented in a digital system with a code of four bits. Thus a digital system is a system that manipulates discrete elements of information that is represented internally in binary form.

## Decimal Numbers

The invention of decimal number system has been the most important factor in the development of science and technology. The decimal number system uses positional number representation, which means that the value of each digit is determined by its position in a number.

The base, also called the radix of a number system is the number of symbols that the system contains. The decimal system has ten symbols: 0,1,2,3,4,5,6,7,8,9. In other words, it has a base of 10. Each position in the decimal system is 10 times more significant than the previous position. The numeric value of a decimal number is determined by multiplying each digit of the number by the value of the position in which the digit appears and then adding the products. Thus the number 2734 is interpreted as

$$2 \times 1000 + 7 \times 100 + 3 \times 10 + 4 \times 1 = 2000 + 700 + 30 + 4$$

Here 4 is the least significant digit (LSD) and 2 is the most significant digit (MSD).

In general in a number system with a base or radix  $r$ , the digits used are from 0 to  $r-1$  and the number can be represented as

$$N = a_n r^n + a_{n-1} r^{n-1} + \dots + a_1 r^1 + a_0 r^0 \text{ where, for } n = 0, 1, 2, 3, \dots (1)$$

$r$  = base or radix of the system.

$a$  = number of digits having values between 0 and  $r-1$

Equation (1) is for all integers and for the fractions (numbers between 0 and 1), the following equation holds.

$$N = a_{-1} r^{-1} + a_{-2} r^{-2} + \dots + a_{-n+1} r^{-n+1} + a_{-n} r^{-n}$$

Thus for decimal fraction 0.7123

$$N = 0.7000 + 0.0100 + 0.0020 + 0.0003$$

where  $a_{-1} = 7$

$$a_{-2} = 1$$

$$a_{-3} = 2$$

$$a_{-4} = 3$$

## Binary Numbers

The binary number has a radix of 2. As  $r = 2$ , only two digits are needed, and these are 0 and 1. Like the decimal system, binary is a positional system, except that each bit position corresponds to a power of 2 instead of a power of 10. In digital systems, the binary number system and other number systems closely related to it are used almost exclusively. Hence, digital systems often provide conversion between decimal and binary numbers. The decimal value of a binary number can be formed by multiplying each power of 2 by either 1 or 0 followed by adding the values together.

**Example :** The decimal equivalent of the binary number 101010.

$$N = 101010$$

$$= 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$= 43$$

In binary  $r$  bits can represent  $n = 2^r$  symbols. e.g. 3 bits can represent up to 8 symbols, 4 bits for 16 symbols etc. For  $N$  symbols to be represented, the minimum number of bits required is the lowest integer ' $r$ ' that satisfies the relationship.

$$2^r > N$$

e.g. if  $N = 26$ , minimum  $r$  is 5 since  $2^4 = 16$  and  $2^5 = 32$ .

## Octal Numbers

Digital systems operate only on binary numbers. Since binary numbers are often very long, two shorthand notations, octal and hexadecimal, are used for representing large binary numbers. Octal systems use a base or radix of 8. Thus it has digits from 0 to 7 ( $r-1$ ). As in the decimal and binary systems, the positional value of each digit in a sequence of numbers is

fixed. Each position in an octal number is a power of 8, and each position is 8 times more significant than the previous position.

**Example :** The decimal equivalent of the octal number 15.2.

$$\begin{aligned}
 N &= 15.2_8 \\
 &= 1 \times 8^1 + 5 \times 8^0 + 2 \times 8^{-1} \\
 &= 13.25
 \end{aligned}$$

### Hexadecimal Numbers

The hexadecimal numbering system has a base of 16. There are 16 symbols. The decimal digits 0 to 9 are used as the first ten digits as in the decimal system, followed by the letters A, B, C, D, E and F, which represent the values 10, 11,12,13,14 and 15 respectively. Table 1 shows the relationship between decimal, binary, octal and hexadecimal number systems.

Decimal	Binary	Octal	Hexadecimal
0	0000	0	0
1	0001	1	1
2	0010	2	2
3	0011	3	3
4	0100	4	4
5	0101	5	5
6	0110	6	6
7	0111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F

Hexadecimal numbers are often used in describing the data in computer memory. A computer memory stores a large number of words, each of which is a standard size collection of bits. An 8-bit word is known as a **Byte**. A hexadecimal digit may be considered as half of a byte. Two hexadecimal digits constitute one byte, the rightmost 4 bits corresponding to half a byte, and the leftmost 4 bits corresponding to the other half of the byte. Often a half-byte is called nibble.

If "word" size is n bits there are 2<sup>n</sup> possible bit patterns so only 2<sup>n</sup> possible distinct numbers can be represented. It implies that all possible numbers cannot be represent and some of these bit patterns (half?) to represent negative numbers. The negative numbers are generally represented with sign magnitude i.e. reserve one bit for the sign and the rest of bits are interpreted directly as the number. For example in a 4 bit system, 0000 to 0111 can be used to positive numbers from +0 to +2<sup>n-1</sup> and represent 1000 to 1111 can be used for negative numbers from -0 to -2<sup>n-1</sup>. The two possible zero's redundant and also it can be seen that such representations are arithmetically costly.

Another way to represent negative numbers are by radix and radix-1 complement (also called r's and (r-1)'s). For example -k is represented as R<sup>n</sup> -k. In the case of base 10 and corresponding 10's complement with n=2, 0 to 99 are the possible numbers. In such a system, 0 to 49 is reserved for positive numbers and 50 to 99 are for positive numbers.

**Examples:**

$$\begin{aligned}
 +3 & & = & & +3 \\
 -3 &= 10^2 - 3 = 97
 \end{aligned}$$

2's complement is a special case of complement representation. The negative number -k is equal to 2<sup>n</sup> -k. In 4 bits system, positive numbers 0 to 2<sup>n-1</sup> is represented by 0000 to 0111 and negative numbers -2<sup>n-1</sup> to -1 is represented by 1000 to 1111. Such a representation has only one zero and arithmetic is easier. To negate a number complement all bits and add 1

**Example:**

$$119_{10} = 01110111_2$$

Complementing bits will result

10001000  
 +1        *add*

10001001

That is  $10001001_2 = -119_{10}$

### Properties of Two's Complement Numbers

1. X plus the complement of X equals 0.
2. There is one unique 0.
3. Positive numbers have 0 as their leading bit (MSB); while negatives have 1 as their MSB.
4. The range for an n-bit binary number in 2's complement representation is from  $-2^{(n-1)}$  to  $2^{(n-1)} - 1$
5. The complement of the complement of a number is the original number.
6. Subtraction is done by addition to the 2's complement of the number.

#### Value of Two's Complement Numbers

For an n-bit 2's complement number the weights of the bits is the same as for unsigned numbers except of the MSB. For the MSB or sign bit, the weight is  $-2^{n-1}$ . The value of the n-bit 2's complement number is given by:

$$A_{2\text{'s-complement}} = (a^{n-1}) \times (-2^{n-1}) + (a^{n-2}) \times (2^{n-2}) + \dots + (a_1) \times (2^1) + a_0$$

For example, the value of the 4-bit 2's complement number 1011 is given by:

$$\begin{aligned} &= 1 \times -2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \\ &= -8 + 0 + 2 + 1 \\ &= -5 \end{aligned}$$

An n-bit 2's complement number can be converted to an m-bit number where  $m > n$  by appending  $m-n$  copies of the sign bit to the left of the number. This process is called sign extension. Example: To convert the 4-bit 2's complement number 1011 to an 8-bit representation, the sign bit (here = 1) must be extended by appending four 1's to left of the number:

$$1011_{4\text{-bit } 2\text{'s-complement}} = 11111011_{8\text{-bit } 2\text{'s-complement}}$$

To verify that the value of the 8-bit number is still -5; value of 8-bit number

$$\begin{aligned} &= -27 + 26 + 25 + 24 + 23 + 2 + 1 \\ &= -128 + 64 + 32 + 16 + 8 + 2 + 1 \\ &= -128 + 123 = -5 \end{aligned}$$

Similar to decimal number addition, two binary numbers are added by adding each pair of bits together with carry propagation. An addition example is illustrated below:

X        190  
 Y        141  
 X + Y    331

```

1 0 1 1 1 1 0 0 0   Carry
  1 0 1 1 1 1 1 0   X
+ 1 0 0 0 1 1 0 1   Y
1 0 1 0 0 1 0 1 1
  
```

Similar to addition, two binary numbers are subtracted by subtracting each pair of bits together with borrowing, where needed. For example:

```

X        229
Y        46
X - Y    183
0 0 1 1 1 1 1 0 0   Borrow
1 1 1 0 0 1 0 1   X
0 0 1 0 1 1 1 0   Y
1 0 1 1 0 1 1 1   X - Y
  
```

#### Two's complement addition/subtraction example

```

  4  0100   -2  1110
 -7  1001   -6  1010
 -3  1101   -8  1000
  
```

Overflow occurs if signs (MSBs) of both operands are the same and the sign of the result is different. Overflow can also be detected if the carry in the sign position is different from the carry out of the sign position. Ignore carry out from MSB.

### Number Base Conversions

This section describes the conversion of numbers from one number system to another. Radix Divide and Multiply Method is generally used for conversion. There is a general procedure for the operation of converting a decimal number to a

number in base r. If the number includes a radix point, it is necessary to separate the number into an integer part and a fraction part, since each part must be converted differently. The conversion of a decimal integer to a number in base r is done by dividing the number and all successive quotients by r and accumulating the remainders. The conversion of a decimal fraction is done by repeated multiplication by r and the integers are accumulated instead of remainders.

*Integer part* - repeated divisions by r yield LSD to MSD

*Fractional part* - repeated multiplications by r yield MSD to LSD

**Example:** Conversion of decimal 23 to binary is by divide decimal value by 2 (the base) until the value is 0

Integer	remainder	
23		
11	1	→ LSB
5	1	↑
2	1	
1	0	
0	1	→ MSB

The answer is  $23_{10} = 10111_2$

Divide number by 2; keep track of remainder; repeat with dividend equal to quotient until zero; first remainder is binary LSB and last is MSB.

The conversion from decimal integers to any base-r system is similar to this above example, except that division is done by r instead of 2.

**Example:**

Convert  $(0.7854)_{10}$  to binary.

$$0.7854 \times 2 = 1.5708; a_{-1} = 1$$

$$0.5708 \times 2 = 1.1416; a_{-2} = 1$$

$$0.1416 \times 2 = 0.2832; a_{-3} = 0$$

$$0.2832 \times 2 = 0.5664; a_{-4} = 0$$

The answer is  $(0.7854)_{10} = (0.1100)_2$

Multiply fraction by two; keep track of integer part; repeat with multiplier equal to product fraction; first integer is MSB, last is the LSB; conversion may not be exact; a repeated fraction. The conversion from decimal fraction to any base-r system is similar to this above example, except the multiplication is done by r instead of 2.

The conversion of decimal numbers with both integer and fraction parts is done by converting the integer and the fraction separately and then combining the two answers.

$$\text{Thus } (23.7854)_{10} = (10111.1100)_2$$

For converting a binary number to octal, the following two step procedure can be used.

1. Group the number of bits into 3's starting at least significant symbol. If the number of bits is not evenly divisible by 3, then add 0's at the most significant end.
2. Write the corresponding 1 octal digit for each group

**Examples:**

100 010 111 (binary)

4 2 7 (octal)

10 101 110 (binary)

2 5 6 (octal)

Similarly for converting a binary number to hex, the following two step procedure can be used.

1. Group the number of bits into 4's starting at least significant symbol. If the number of bits is not evenly divisible by 4, then add 0's at the most significant end.
2. Write the corresponding 1 hex digit for each group

**Examples:**

1001 1110 0111 0000 (binary)

9 e 7 0 (hex)

1 1111 1010 0011 (binary)

1 f a 3 (hex)

The hex to binary conversion is very simple; just write down the 4 bit binary code for each hexadecimal digit

### Example:

3 9 c 8 (hex)  
0011 1001 1100 1000 (binary)

Similarly for octal to binary conversion, write down the 8 bit binary code for each octal digit.

The hex to octal conversion can be carried out in 2 steps; first the hex to binary followed by the binary to octal. Similarly, decimal to hex conversion is completed in 2 steps; first the decimal to binary and from binary to hex as described above.

### Boolean Algebra and Basic Operators

Due to historical reasons, digital circuits are called switching circuits, digital circuit functions are called switching functions and the algebra is called switching algebra. The algebraic system known as Boolean algebra named after the mathematician George Boole. George Boole Invented multi-valued discrete algebra (1854) and E. V. Huntington developed its postulates and theorems (1904). Historically, the theory of switching networks (or systems) is credited to Claude Shannon, who applied mathematical logic to describe relay circuits (1938). Relays are controlled electromechanical switches and they have been replaced by electronic controlled switches called logic gates. A special case of Boolean Algebra known as Switching Algebra is a useful mathematical model for describing the combinational circuits. In this section we will briefly discuss how the Boolean algebra is applied to the design of digital systems.

Examples of Huntington 's postulates are given below:

### Closure

If X and Y are in set (0, 1) then operations  $X+Y$  and  $X \cdot Y$  are also in set (0, 1)

### Identity

$$X + 0 = X \qquad X \cdot 1 = X$$

### Distributive

$$X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z)$$

$$X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$$

### Complement

$$X + \bar{X} = 1$$

$$X \cdot \bar{X} = 0$$

Note that for each property, one form is the dual of the other; (zeros to ones, ones to zeros, '.' operations to '+' operations, '+' operations to '.' operations).

From the above postulates the following theorems could be derived.

### Associative

$$X + (Y + Z) = (X + Y) + Z$$

$$X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z$$

### Idempotence

$$X \cdot X = X$$

$$X + X = X$$

### Absorption

$$X + (X \cdot Y) = X$$

$$X \cdot (X + Y) = X$$

### Simplification

$$X + (\bar{X} \cdot Y) = X + Y$$

$$X \cdot (\bar{X} + Y) = X \cdot Y$$

### Consensus

$$X \cdot Y + \bar{X} \cdot Z + Y \cdot Z = X \cdot Y + \bar{X} \cdot Z$$

$$(X + Y) \cdot (\bar{X} + Z) \cdot (Y + Z) = (X + Y) \cdot (\bar{X} + Z)$$

### Adjacency

$$X \cdot Y + X \cdot \bar{Y} = X$$

$$(X + Y) \cdot (X + \bar{Y}) = X$$

### Demorgans

$$\overline{X + Y} = \overline{X} \cdot \overline{Y}$$

$$\overline{X \cdot Y} = \overline{X} + \overline{Y}$$

In general form

$$\overline{F(+, \cdot, X_1, \dots, X_n)} = G(+, \cdot, \overline{X_1}, \dots, \overline{X_n})$$

Very useful for complementing function expressions; for example

$$F = X + Y \cdot Z; \quad \overline{F} = \overline{X} + \overline{Y \cdot Z}$$

$$\overline{F} = \overline{X} \cdot \overline{Y \cdot Z} \quad F = \overline{\overline{X} \cdot (\overline{Y} + \overline{Z})}$$


$$\overline{F} = \overline{X} \cdot \overline{Y} + \overline{X} \cdot \overline{Z}$$

### Switching Algebra Operations

A set is a collection of objects (or elements) and for example a set Z {0, 1} means that Z is a set containing two elements distinguished by the symbols 0 and 1. There are three primary operations AND, OR and NOT.


#### NOT

It is anary complement or inversion operation. Usually shown as over bar ( $\overline{X}$ ), other forms are  $X'$  and  $\sim X$




#### AND

Also known as the conjunction operation; output is true (1) only if all inputs are true. Algebraic operators are '·', '&', '∧'



#### OR

Also known as the disjunction operation; output is true (1) if any input is true. Algebraic operators are '+', '|', '∨'



AND and OR are called binary operations because they are defined on two operands X and Y. NOT is called a unary operation because it is defined on a single operand X. All of these operations are closed. That means if one applies the operation to two elements in a set Z {0, 1}, the result will be always an element in the set B and not something else.

Like standard algebra, switching algebra operators have a precedence of evaluation. The following rules are useful in this regard.

1. NOT operations have the highest precedence
2. AND operations are next
3. OR operations are lowest
4. Parentheses explicitly define the order of operator evaluation and it is a good practice to use parentheses especially for situations which can cases doubt.

Note that in Boolean algebra the operators AND and OR are not linear group operations; so one cannot solve equations by "adding to" or "multiplying" on both sides of the equal sign as is done with real, complex numbers in standard algebra.



## 1.1 Introduction

Number system is a basis for counting various items. On hearing the word 'number', all of us immediately think of the familiar decimal number system with its 10 digits : 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9.

Modern computers communicate and operate with binary numbers which use only the digits 0 and 1. Let us consider decimal number 18. This number is represented in binary as 10010. In the example, if decimal number is considered, we require only two digits to represent the number, whereas if binary number is considered we require five digits. Therefore we can say that, when decimal quantities are represented in the binary form, they take more digits. For large decimal numbers people have to deal with very large binary strings and therefore, they do not like working with binary numbers. This fact gave rise to three new number systems : Octal, Hexadecimal and Binary Coded Decimal (BCD). These number systems represent binary number in a compressed form. Therefore, these number systems are now widely used to compress long strings of binary numbers.

In this chapter, we discuss binary, octal, hexadecimal, and BCD number systems, and we will see how to convert from decimal to binary, octal and hexadecimal, and vice versa. In the later section of this chapter we are going to see binary, hexadecimal, Excess-3 and BCD arithmetic.

## 1.2 Decimal Number System

Before considering any number system, let us consider familiar decimal number system. In decimal number system we can express any decimal number in units, tens, hundreds, thousands and so on. When we write a decimal number say, 5678.9, we know it can be represented as

$$5000 + 600 + 70 + 8 + 0.9 = 5678.9$$

### Binary Number System

We know that decimal system with its ten digits is a base-ten system. Similarly, binary system with its two digits is a base-two system. The two binary digits (bits) are 1 and 0. Like digital system, in binary system each binary digit commonly known as bit, has its own value or weight.

### Octal Number System

We know that the base of the decimal number system is 10 because it uses the digits 0 to 9, and the base of binary number system is 2 because it uses digits 0 and 1. The octal number system uses first eight digits of decimal number system : 0, 1, 2, 3, 4, 5, 6, and 7. As it uses 8 digits, its base is 8.

## Hexadecimal Number System

The hexadecimal number system has a base of 16 having 16 digits : 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E and F. It is another number system that is particularly useful for human communications with a computer. Although it is somewhat more difficult to interpret than the octal number system, it has become the most popular. Since its base is a power of 2 ( $2^4$ ), it is easy to convert hexadecimal numbers to binary and vice versa.

### Converting any Radix to Decimal

In general, numbers can be represented as

$$N = A_{n-1} r^{n-1} + A_{n-2} r^{n-2} + \dots + A_1 r^1 + A_0 r^0 \\ + A_{-1} r^{-1} + A_{-2} r^{-2} + \dots + C_{-m} r^{-m}$$

where N = Number in decimal

A = Digit

r = Radix or base of a number system

n = The number of digits in the integer portion of number

m = The number of digits in the fractional  
portion of number

From this general equation we can convert number with any radix into its decimal equivalent.

### Conversion of Decimal Numbers to any Radix Number

We have to carry out the conversion of decimal number to any radix number in two steps. In step 1, we have to convert integer part and in step 2 we have to convert fractional part. The conversion of integer part is accomplished by successive division method, and the conversion of fractional part is accomplished by successive multiplication method.

#### Successive Division for Integer Part Conversion

In this method we repeatedly divide the integer part of the decimal number by r (the new radix) until quotient is zero. The remainder of each division becomes the numeral in the new radix. The remainders are taken in the reverse order to form a new radix number. This means that the first remainder is the least significant digit (LSD) and the last remainder is the most significant digit (MSD) in the new radix number.

### Successive Multiplication for Fractional Part Conversion

Conversion of fractional decimal numbers to another radix number is accomplished using a successive multiplication method. In this method, the number to be converted is multiplied by the radix of the new number, producing a product that has an integer part and a fractional part. The integer part (carry) of the product becomes a numeral in the new radix number. The fractional part is again multiplied by the radix and this process is repeated until fractional part reaches 0 or until the new radix number is carried out to sufficient digits. The integer part (carry) of each product is read downward to represent the new radix number.

### Complement Representation of Negative Numbers

In digital computers, to simplify the subtraction operation and for logical manipulation complements are used. There are two types of complements for each radix system : **The radix complement** and **diminished radix complement**. The first is referred to as the  $r$ 's complement and the second as the  $(r-1)$ 's complement. For example, in binary system we substitute base value 2 in place of  $r$  to refer complements as 2's complement and 1's complement. In decimal number system, we substitute base value 10 in place of  $r$  to refer complements as 10's complement and 9's complement.

#### 1's Complement Representation

The 1's complement of a binary number is the number that results when we change all 1's to zeros and the zeros to ones.

#### 2's Complement Representation

The 2's complement is the binary number that results when we add 1 to the 1's complement. It is given as

$$2's \text{ complement} = 1's \text{ complement} + 1$$

The 2's complement form is used to represent negative numbers.


#### Rules for Binary Addition

A	B	SUM	CARRY
0	+	0	0
0	+	1	0
1	+	0	1
1	+	1	1

### Rules for Binary subtraction

A	B	Diff.	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

### Classification of Binary Codes



### Excess-3 Code

Excess-3 code is a modified form of a BCD number. The Excess-3 code can be derived from the natural BCD code by adding 3 to each coded number. For example, decimal 12 can be represented in BCD as 0001 0010. Now adding 3 to each digit we get Excess-3 code as 0100 0101 (12 in decimal).

Table shows excess-3 codes to represent single decimal digit

Decimal digit	Excess-3 Code			
0	0	0	1	1
1	0	1	0	0
2	0	1	0	1
3	0	1	1	0
4	0	1	1	1
5	1	0	0	0
6	1	0	0	1
7	1	0	1	0
8	1	0	1	1
9	1	1	0	0

Excess-3 code

### Excess-3 Addition

To perform Excess-3 addition we have to

- Add two Excess-3 numbers
- If Carry = 1 → add 3 to the sum of two digits  
= 0 → subtract 3

### Excess-3 Subtraction


To perform Excess-3 subtraction we have to

- Complement the subtrahend
- Add complemented subtrahend to minuend
- If carry = 1 Result is positive. Add 3 and end around carry
- If carry = 0 Result is negative. Subtract 3.

### Gray Code

Gray code is a special case of unit-distance code. In unit-distance code, bit patterns for two consecutive numbers differ in only one bit position. These codes are also called cyclic codes.

Decimal Code	Gray code
0	0000
1	0001
2	0011
3	0010
4	0110
5	0111
6	0101
7	0100
8	1100
9	1101
10	1111
11	1110
12	1010
13	1011
14	1001
15	1000



### Gray-to-Binary Conversion

The gray to binary code conversion can be achieved using following steps.

1. The most significant bit of the binary number is the same as the most significant bit of the gray code number. So write it down.
2. To obtain the next binary digit, perform an exclusive-OR-operation between the bit just written down and the next gray code bit. Write down the result.
3. Repeat step 2 until all gray code bits have been exclusive-ORed with binary digits. The sequence of bits that have been written down is the binary equivalent of the gray-code number.

### Binary to Gray Conversion

Let us represent binary number as

$B_1 B_2 B_3 B_4 \dots B_n$  and its equivalent gray code as

$G_1 G_2 G_3 G_4 \dots G_n$ .

With this representation gray code bits are obtained from the binary bits follows :

$$G_1 = B_1$$

$$G_2 = B_1 \oplus B_2$$

$$G_3 = B_2 \oplus B_3$$

$$G_4 = B_3 \oplus B_4$$

:

$$G_n = B_{n-1} \oplus B_n$$


### Parity Bit

A parity bit is used for the purpose of detecting errors during transmission of binary information. A parity bit is an extra bit included with a binary message to make the number of 1s either odd or even. The message, including the parity bit is transmitted and then checked at the receiving end for errors. An error is detected if the checked parity does not correspond with the one transmitted. The circuit that generates the parity bit in the transmitter is called a **parity generator** and the circuit that checks the parity in the receiver is called a **parity checker**.

In even parity the added parity bit will make the total number of 1s an even amount. In odd parity the added parity bit will make the total number of 1s an odd amount.

## Linear Block Codes

Block codes are not necessarily linear, but general all block codes used in practice are linear. A linear block code consists of  $k$  message bits and  $r$  check bits. These  $r$  check bits are derived from the original  $k$  message bits to form a  $n$ -bit block code, as shown in the Fig. The addition of the  $r$  check bits introduces redundancy into the code, thus enabling some form of error control. Such a code is designated as an  $(n, k)$  code. At the receiving end, the check bits are used to decide the validity of the received message.



Generation of an  $(n, k)$  block code

## Matrix Representation of Linear Block Codes

In this method, matrices are used to encode the message. Now before going to see generalized equations for matrix encoding we will see the illustration of matrix encoding with the help of example.

Let us assume that we have to transmit 2-bit binary codes. So we can only have four symbols in our word set. Let our message be :

"a" = 00, "b" = 01, "c" = 10, "d" = 11

Now we have to encode these messages by **coding matrix**. Coding matrix is also called the **generation matrix**. It has the form

$$G = [I_k : A]_{k \times n}$$

where

$I_k$  is the identity matrix of order  $k$  and

$A$  is an arbitrary  $k \times (n - k)$  sub-matrix.

When the arbitrary sub-matrix  $A$  has been specified, the  $(n, k)$  block code can be defined completely so that an important step in the design of an  $(n, k)$  block code is the structure of  $A$ . One of the important criterion in the choice of  $A$  is that the resulting code should allow the correction of a codeword received in error.

As an example of the construction of an  $(n, k)$  block code, consider the  $A$  sub-matrix  $(2, 2)$  as

$$A = \begin{bmatrix} 1 & 1 \\ 0 & 1 \end{bmatrix}$$

We know that generation matrix is given as

$$G = [I_k : A] = \begin{bmatrix} 1 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 \end{bmatrix}_{(k \times n = 2 \times 4)} \quad \because k = \text{message length} = 2$$

Let us see how to find block code for each message. The block code for each message can be given as,

$$C = DG$$

where

$C$  = Block code

$D$  = Message bits

$G$  = Generation matrix



**Case 1 : Message '00'**

$$\begin{aligned}
 C &= [00] \begin{bmatrix} 1 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 \end{bmatrix} \\
 &= [0 \cdot 1 + 0 \cdot 0 \quad 0 \cdot 0 + 0 \cdot 1 \quad 0 \cdot 1 + 0 \cdot 0 \quad 0 \cdot 1 + 0 \cdot 1] \\
 &= [0000]
 \end{aligned}$$

**Case 2 : Message '01'**

$$\begin{aligned}
 C &= [01] \begin{bmatrix} 1 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 \end{bmatrix} \\
 &= [0 \cdot 1 + 1 \cdot 0 \quad 0 \cdot 0 + 1 \cdot 1 \quad 0 \cdot 1 + 1 \cdot 0 \quad 0 \cdot 1 + 1 \cdot 1] \\
 &= [0101]
 \end{aligned}$$

**Case 3 : Message '10'**

$$\begin{aligned}
 C &= [10] \begin{bmatrix} 1 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 \end{bmatrix} \\
 &= [1 \cdot 1 + 0 \cdot 0 \quad 1 \cdot 0 + 0 \cdot 1 \quad 1 \cdot 1 + 0 \cdot 0 \quad 1 \cdot 1 + 0 \cdot 1] \\
 &= [1011]
 \end{aligned}$$

**Case 4 : Message '11'**

$$\begin{aligned}
 C &= [11] \begin{bmatrix} 1 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 \end{bmatrix} \\
 &= [1 \cdot 1 + 1 \cdot 0 \quad 1 \cdot 0 + 1 \cdot 1 \quad 1 \cdot 1 + 1 \cdot 0 \quad 1 \cdot 1 + 1 \cdot 1] \\
 &= [1110]
 \end{aligned}$$

The above calculations give the block codes for all messages and are listed in Table

Message		Code words			
		Message		Check bits	
				P <sub>1</sub>	P <sub>2</sub>
0	0	0	0	0	0
0	1	0	1	0	1
1	0	1	0	1	1
1	1	1	1	1	0

**The (4, 4) code constructed from a specified G matrix**

## Generalized Steps for Construction of Code

1. Construct G matrix as

$$G = [I_k : A]_{k \times n}$$

where  $I_k$  : Identity matrix of order k

A : Arbitrary matrix

$$[C_1, C_2, \dots, C_n] = [d_1, d_2, \dots, d_k]$$

$\underbrace{\hspace{10em}}_{n \text{ - code bits}} \quad \underbrace{\hspace{10em}}_{k \text{ - message bits}}$

$$\left[ \begin{array}{ccc|ccc} 100 \dots 0 & A_{11} & A_{12} & \dots & A_{r1} \\ 010 \dots 0 & A_{12} & A_{22} & \dots & A_{r2} \\ 001 \dots 0 & A_{13} & A_{23} & \dots & A_{r3} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 000 \dots 1 & A_{1k} & A_{2k} & \dots & A_{rk} \end{array} \right]_{k \times n}$$

$\underbrace{\hspace{10em}}_{I_k} \quad \underbrace{\hspace{10em}}_A$

2. Determine all possible combinations of code using

$$C = D G$$

In general for this can be written as

**Note :** We have seen that for matrix multiplication we have to use MOD 2 arithmetic, i.e.  $1 + 1 = 0$ . For multiple additions this can be generalized as  $1 \oplus 1 = 0$ , or  $1 \oplus 1 \oplus 1 = 1$  or  $1 \oplus 1 \oplus 1 \oplus 1 = 0$ .

## Decoding the Received Codewords

At the receiving end the receiver does not know the transmitted word. However, it knows A matrix used for generation of code words. Its function is to check the message bits using check bit along with it. This can be done with the following procedure.

1. From the matrix H as

$$H = [A^T : I_r]$$

where  $A^T$  : Transpose (interchanging row and columns) of sub-matrix A

$I_r$  = Identity matrix of the order of r ( r = number of check bits)

Matrix H is called **parity-check** matrix.

2. Now if  $H R^T = 0$  Received word is correct i.e.  $R = C$

$H R^T \neq 0$  Error in the received code i.e.  $R \neq C$

where R : Received code

$R^T$  : Transpose of R

## Error Correction

It is assumed that the coding/decoding system has been designed to correct single error only. In order to correct the codeword we multiply received codeword with transpose of parity-check matrix to get syndrome. Then result of  $RH^T$ , i.e. syndrome is compared with the row of transpose of parity-check matrix ( $H^T$ ). Matching row number is the number of bit in error. Error bit is then inverted to get the correct code.

The procedure is given below :

1. Find  $S = RH^T$

where  $R$  : Received code

$H^T$  : Transpose of  $T$

$S = [S_1, S_2, S_3 \dots]$  is called syndrome.

2. Match the result, i.e.  $S$  with row of  $H^T$ . The number of row where the match occur gives the number of bit in error. This bit is inverted to correct the error.

## Hamming Code

Hamming code not only provides the detection of a bit error, but also identifies which bit is in error so that it can be corrected. Thus Hamming code is called error detecting and correcting code. The code uses a number of parity bits (dependent on the number of information bits) located at certain positions in the code group. Follows sections describe how Hamming code can be constructed for single error correction.

### Number of Parity Bits

As mentioned earlier, number of parity bits depend on the number of information bits. If the number of information bits is designed  $x$ , then the number of parity bits,  $P$  is determined by the following relationship :

$$2^P \geq x + p + 1 \quad \dots(1)$$

For example, if we have four information bit, i.e.  $x = 4$ , then  $P$  is found by trial and error using equation 1. Let  $p = 2$ . Then

$$2^P = 2^2 = 4$$

and

$$x + p + 1 = 4 + 2 + 1 = 7$$

Since  $2^P$  must be equal to or greater than  $x + p + 1$ , the relationship in equation 1 is not satisfied. Hence we have to try with next value of  $p$ . Let  $p = 3$ .

Then

$$2^P = 2^3 = 8$$

and

$$x + p + 1 = 4 + 3 + 1 = 8$$

This value of  $p$  satisfies the relationship given in equation 1, and therefore we can say that three parity bits are required to provide single error correction for four information bits.

### Locations of the Parity Bits in the Code

Now we know that how to calculate the number of parity bits required to provide single error correction for given number of information bits. In our example we have four information bits and three parity bits. Therefore, the code is of seven bits. The right-most bit is designated bit 1, the next bit is bit 2, and so on, as shown below :

Bit 7, Bit 6, Bit 5, Bit 4, Bit 3, Bit 2, Bit 1

The parity bits are located in the positions that are numbered corresponding to ascending powers of two (1, 2, 4, 8 ...). Therefore, for 7 - bit code, locations for parity bits and information bit are as shown below :

$D_7, D_6, D_5, P_4, D_3, P_2, P_1$

where symbol  $P_n$  designates a particular parity bit,  $D_n$  designates a particular information bit, and  $n$  is the location number.

### Assigning Values to Parity Bits

Now we know the format of the code. Let us see how to determine 1 or 0 value to each parity bit. In Hamming code, each parity bit provides a check on certain other bits in the total code, therefore, we must know the value of these others in order to assign the parity bit value. To do this, we must write the binary number for each decimal location number as shown in the third row of table.

Bit designation	$D_7$	$D_6$	$D_5$	$P_4$	$D_3$	$P_2$	$P_1$
Bit location	7	6	5	4	3	2	1
Binary location number	111	110	101	100	011	010	001
Information bits ( $D_n$ )							
Parity bits ( $P_n$ )							

**Bit position table for a seven bit error correcting code**

**Assignment of  $P_1$  :** Looking at the Table 3.4 we can see that the binary location number of parity bit  $P_1$  has a 1 for its right-most digit. This parity bit checks all bit locations, including itself, that have 1s in the same location in the binary location numbers. Therefore, parity bit  $P_1$  checks bit locations 1, 3, 5 and 7, and assigns  $P_1$  according to even or odd parity. For even parity Hamming code, it assigns  $P_1$  such that bit locations 1, 3, 5, and 7 will have even parity.

**Assignment of  $P_2$  :** Looking at the Table 3.4 we can see that the binary location number of parity bit  $P_2$  has a 1 for its middle bit. This parity bit checks all bit locations, including itself, that have 1s in the middle bit. Therefore, parity bit  $P_2$  checks bit locations 2, 3, 6 and 7 and assigns  $P_2$  according to even or odd parity.

**Assignment of  $P_4$  :** Looking at the Table 3.4 we can see that the binary location number of parity bit  $P_4$  has a 1 for its left-most digit. This parity bit checks all bit locations, including itself, that have 1s in the left-most bit. Therefore, parity bit  $P_4$  checks bit locations 4, 5, 6 and 7 and assigns  $P_4$  according to even and odd parity.

## Detecting and Correcting an Error

In the last section we have seen how to construct Hamming code for given number of information bits. Now we will see how to use it to locate and correct an error. To do this, each parity bit, along with its corresponding group of bits must be checked for proper parity. The correct result of individual parity check is marked by 0 whereas wrong result is marked by 1. After all parity checks, binary word is formed taking resulting bit for  $P_1$  as LSB. This word gives bit location where error has occurred. If word has all bits 0 then there is no error in the Hamming code.

## Boolean Postulates and Laws

The postulates of a mathematical system from the basic assumption from which it is possible to deduce the rules, law theorems, and properties of the system. Boolean algebra is formulated by a defined set of elements, together with two binary operators, + and  $\cdot$ , provided that the following postulates are satisfied.

- **Closure (a) :** Closure with respect to the operator +

*When two binary elements are operated by operator + the result is a unique binary element.*

- **Closure (b) :** Closure with respect to the operator  $\cdot$  (dot).

*When two binary elements are operated by operator  $\cdot$  (dot), the result is a unique binary element.*

- An identity element with respect to +, designated by 0 :

$$A + 0 = 0 + A = A$$

- An identity element with respect to  $\cdot$ , designated by 1 :  $A \cdot 1 = 1 \cdot A = A$

- Commutative with respect to + :  $A + B = B + A$

- Commutative with respect to  $\cdot$  :  $A \cdot B = B \cdot A$

- Distributive property of  $\cdot$  over + :

$$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$$

- Distributive property of + over  $\cdot$  :

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

- For every binary element, there exists complement element. For example, if A is an element, we have  $\bar{A}$  is a complement of A. i.e. if  $A = 0$ ,  $\bar{A} = 1$  and if  $A = 1$ ,  $\bar{A} = 0$ .

- There exists at least two elements, say A and B in the set of binary elements such that  $A \neq B$ .

## Rules in Boolean Algebra

1. The symbol which represent an arbitrary elements of an Boolean algebra is known as **variable**. Any single variable or a function of several variables can have either a 1 or 0 value. For example, in expression  $Y = A + BC$ , variables A, B and C can have either a 1 or 0 value, and function Y also can have either a 1 or 0 value; however its value depends on the value of Boolean expression.
2. A complement of a variable is represented by a "bar" over the letter. For example, the complement of a variable A will be denoted by  $\bar{A}$ . So if  $A = 1$ ,  $\bar{A} = 0$  and if  $A = 0$ ,  $\bar{A} = 1$ . Sometimes a prime symbol (') is used to denote the complement. For example, the complement of A can be written as  $A'$ .
3. The logical AND operator of two variables is represented either by writing a dot (·) between two variables, such as  $A \cdot B$  or by simply writing two variables, such as AB. Similarly, AND operation between three variables can be represented as  $A \cdot B \cdot C$  or ABC.
4. The logical OR operator of two variables is represented by writing a '+' sign between the two variables such as  $A + B$ . Similarly, OR operation between three variables can be represented as  $A + B + C$ .
5. The logical OR operator in the Boolean algebra with variables having value either a 0 or a 1 gives following results.

$$0 + 0 = 0 \qquad 1 + 0 = 1$$

$$0 + 1 = 1 \qquad 1 + 1 = 1$$

From the above results following rules are defined in the Boolean algebra.

$$\text{Rule 1 : } \begin{array}{l} \boxed{0} + \boxed{0} = 0 \\ \boxed{0} + \boxed{1} = 1 \end{array} \Rightarrow 0 + A = A \text{ or } A + 0 = A$$

$$\begin{array}{l} \text{Rule 2 :} \\ 1 + 0 = 1 \\ 1 + 1 = 1 \end{array} \Rightarrow 1 + A = 1 \text{ or } A + 1 = 1$$

$$\begin{array}{l} \text{Rule 3 :} \\ 0 + 0 = 0 \\ 1 + 1 = 1 \end{array} \Rightarrow A + A = A$$

$$\begin{array}{l} \text{Rule 4 :} \\ 0 + 1 = 1 \\ 1 + 0 = 1 \end{array} \Rightarrow A + \bar{A} = 1 \text{ or } \bar{A} + A = 1$$

6. The logical AND operator in the Boolean algebra with variables having value either a 0 or a 1 gives following results.

$$\begin{array}{l} 0 \cdot 0 = 0 \quad 1 \cdot 0 = 0 \\ 0 \cdot 1 = 0 \quad 1 \cdot 1 = 1 \end{array}$$

From the above result following rules are defined in the Boolean algebra.

$$\begin{array}{l} \text{Rule 5 :} \\ 0 \cdot 0 = 0 \\ 0 \cdot 1 = 0 \end{array} \Rightarrow 0 \cdot A = 0 \text{ or } A \cdot 0 = 0$$

$$\begin{array}{l} \text{Rule 6 :} \\ 1 \cdot 0 = 0 \\ 1 \cdot 1 = 1 \end{array} \Rightarrow 1 \cdot A = A \text{ or } A \cdot 1 = A$$

$$\begin{array}{l} \text{Rule 7 :} \\ 0 \cdot 0 = 0 \\ 1 \cdot 1 = 1 \end{array} \Rightarrow A \cdot A = A$$

$$\begin{array}{l} \text{Rule 8 :} \\ 0 \cdot 1 = 0 \\ 1 \cdot 0 = 0 \end{array} \Rightarrow A \cdot \bar{A} = 0 \text{ or } \bar{A} \cdot A = 0$$

7. The NOT operator in the Boolean algebra with variable having value either a 0 or a 1 gives following results.

$$\overline{0} = 1 \quad \overline{1} = 0$$

$$\overline{\overline{0}} = 0 \quad \overline{\overline{1}} = 1$$

From the previous result following rule is defined in Boolean algebra

Rule 9 :

$$\overline{\overline{0}} = 0$$

$$\overline{\overline{1}} = 1$$

$$\overline{\overline{A}} = A$$

### Laws of Boolean Algebra

Three of the basic laws of Boolean algebra are the same as in ordinary algebra : the commutative laws, associative laws, and the distributive law.

#### Commutative Laws

**LAW 1 :  $A + B = B + A$**  : This states that the order in which the variables are ORed makes no difference in the output. The truth tables are identical. Therefore, A OR B is same as B OR A.

A	B	A + B
0	0	0
0	1	1
1	0	1
1	1	1

=

B	A	B + A
0	0	0
0	1	1
1	0	1
1	1	1

Truth table for commutative law for OR gates

**LAW 2 :  $AB = BA$**  : The commutative law of multiplication states that the order in which the variables are ANDed makes no difference in the output. The truth tables are identical. Therefore, A AND B is same as B AND A.

A	B	A B
0	0	0
0	1	0
1	0	0
1	1	1

=

B	A	B A
0	0	0
0	1	0
1	0	0
1	1	1

Truth table for commutative law for AND gates

It is important to note that the commutative laws can be extended to any number of variables. For example, since  $A + B = B + A$ , it follows that  $A + B + C = B + A + C$ , and since  $A + C = C + A$ , it is true that  $B + A + C = B + C + A$ . Similarly,  $ABCD = BACD = BADC = ABDC$ , and so on.



### Associative Laws

**LAW 1 :**  $A + (B + C) = (A + B) + C$  : This law states that in the ORing of several variables, the result is the same regardless of the grouping of the variables. For three variables, A OR B ORed with C is the same as A ORed with B OR C.

A	B	C	A + B	(A + B) + C	A	B	C	B + C	A + (B + C)
0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	1	1
0	1	0	1	1	0	1	0	1	1
0	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	0	0	0	1
1	0	1	1	1	1	0	1	1	1
1	1	0	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	1	1

Truth tables for associative law for OR gates

**LAW 2 :**  $(AB) C = A (BC)$  : The associative law of multiplication states that it makes no difference in what order the variables are grouped when ANDing several variables. For three variables, A AND B ANDed with C is the same as A ANDed with B and C.

A	B	C	AB	(AB) C	A	B	C	BC	A (BC)
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	0	0
0	1	0	0	0	0	1	0	0	0
0	1	1	0	0	0	1	1	1	0
1	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	1	0	0
1	1	0	1	0	1	1	0	0	0
1	1	1	1	1	1	1	1	1	1

Truth table for associative law for AND gates

## UNIT-II

### GATE LEVEL MINIMIZATION

#### ● Karnaugh Maps

Karnaugh maps provide a systematic method to obtain simplified sum-of-products (SOPs) Boolean expressions. This is a compact way of representing a truth table and is a technique that is used to simplify logic expressions. It is ideally suited for four or less variables, becoming cumbersome for five or more variables. Each square represents either a minterm

or maxterm. A K-map of  $n$  variables will have  $2^n$  squares. For a Boolean expression, product terms are denoted by 1's, while sum terms are denoted by 0's - but 0's are often left blank.


A K-map consists of a grid of squares, each square representing one canonical minterm combination of the variables or their inverse. The map is arranged so that squares representing minterms which differ by only one variable are adjacent both vertically and horizontally. Therefore  $XYZ'$  would be adjacent to  $X'YZ'$  and would also be adjacent to  $XYZ$  and  $XYZ$ .

### ❖ Minimization Technique

- Based on the Unifying Theorem:  $X + X' = 1$
- The expression to be minimized should generally be in sum-of-product form (If necessary, the conversion process is applied to create the sum-of-product form).
- The function is mapped onto the K-map by marking a 1 in those squares corresponding to the terms in the expression to be simplified (The other squares may be filled with 0's).
- Pairs of 1's on the map which are adjacent are combined using the theorem  $Y(X+X') = Y$  where  $Y$  is any Boolean expression (If two pairs are also adjacent, then these can also be combined using the same theorem).
- The minimization procedure consists of recognizing those pairs and multiple pairs.
  - These are circled indicating reduced terms.
  - Groups which can be circled are those which have two ( $2^1$ ) 1's, four ( $2^2$ ) 1's, eight ( $2^3$ ) 1's, and so on.
  - Note that because squares on one edge of the map are considered adjacent to those on the opposite edge, group can be formed with these squares.
  - Groups are allowed to overlap.
- The objective is to cover all the 1's on the map in the fewest number of groups and to create the largest groups to do this.
- Once all possible groups have been formed, the corresponding terms are identified.
  - A group of two 1's eliminates one variable from the original minterm.
  - A group of four 1's eliminates two variables from the original minterm.
  - A group of eight 1's eliminates three variables from the original minterm, and so on.
  - The variables eliminated are those which are different in the original minterms of the group.

### ❖ 2-Variable K-Map


In any K-Map, each square represents a minterm. Adjacent squares always differ by just one literal (So that the unifying theorem may apply:  $X + X' = 1$ ). For the 2-variable case (e.g.: variables  $X, Y$ ), the map can be drawn as below. Two variable map is the one which has got only two variables as input.




### ◆ Equivalent labeling

K-map needs not follow the ordering as shown in the figure above. What this means is that we can change the position of  $m_0$ ,  $m_1$ ,  $m_2$ ,  $m_3$  of the above figure as shown in the two figures below.

Position assignment is the same as the default k-maps positions. This is the one which we will be using throughout this tutorial.



This figure is with changed position of  $m_0$ ,  $m_1$ ,  $m_2$ ,  $m_3$ .




The K-map for a function is specified by putting a '1' in the square corresponding to a minterm, a '0' otherwise.

### ◆ Example- Carry and Sum of a half adder

In this example we have the truth table as input, and we have two output functions. Generally we may have  $n$  output functions for  $m$  input variables. Since we have two output

functions, we need to draw two k-maps (i.e. one for each function). Truth table of 1 bit adder is shown below. Draw the k-map for Carry and Sum as shown below.


X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



### Grouping/Circling K-maps



The power of K-maps is in minimizing the terms, K-maps can be minimized with the help of grouping the terms to form single terms. When forming groups of squares, observe/consider the following:

- Every square containing 1 must be considered at least once.
- A square containing 1 can be included in as many groups as desired.
- A group must be as large as possible.




- If a square containing 1 cannot be placed in a group, then leave it out to include in final expression.
- The number of squares in a group must be equal to 2
- , i.e. 2,4,8,.

- The map is considered to be folded or spherical, therefore squares at the end of a row or column are treated as adjacent squares.
- The simplified logic expression obtained from a K-map is not always unique. Groupings can be made in different ways.
- Before drawing a K-map the logic expression must be in canonical form.



In the next few pages we will see some examples on grouping.


◆ Example of invalid groups



◆ Example -  $X'Y + XY$

In this example we have the equation as input, and we have one output function. Draw the k-map for function F with marking 1 for X'Y and XY position. Now combine two 1's as shown in figure to form the single term. As you can see X and X' get canceled and only Y remains.


$$F = Y$$



### ◆ Example - $X'Y + XY + XY'$


In this example we have the equation as input, and we have one output function. Draw the k-map for function F with marking 1 for X'Y, XY and XY' position. Now combine two 1's as shown in figure to form the two single terms.

$$F = X + Y$$




### ◆ 3-Variable K-Map

There are 8 minterms for 3 variables (X, Y, Z). Therefore, there are 8 cells in a 3-variable K-map. One important thing to note is that K-maps follow the gray code sequence, not the binary one.




Using gray code arrangement ensures that minterms of adjacent cells differ by only ONE literal. (Other arrangements which satisfy this criterion may also be used.)

Each cell in a 3-variable K-map has 3 adjacent neighbours. In general, each cell in an n-variable K-map has n adjacent neighbours.




There is wrap-around in the K-map

- $X'Y'Z'$  (m0) is adjacent to  $X'YZ'$  (m2)
- $XY'Z'$  (m4) is adjacent to  $XYZ'$  (m6)



◆ Example


$$F = XYZ' + XYZ + X'YZ$$



$$F = XY + YZ$$

◆ Example

$$F(X,Y,Z) = \Sigma(1,3,4,5,6,7)$$




$$F = X + Z$$




## 4-Variable K-Map

There are 16 cells in a 4-variable (W, X, Y, Z); K-map as shown in the figure below.




There are 2 wrap-around: a horizontal wrap-around and a vertical wrap-around. Every cell thus has 4 neighbours. For example, the cell corresponding to minterm  $m_0$  has neighbours  $m_1$ ,  $m_2$ ,  $m_4$  and  $m_8$ .



### Example


$$F(W,X,Y,Z) = (1,5,12,13)$$



$$F = WY'Z + W'Y'Z$$

### ◆ Example

$$F(W,X,Y,Z) = (4, 5, 10, 11, 14, 15)$$



$$F = W'XY' + WY$$

### ● QUINE-McCLUSKEY MINIMIZATION

Quine-McCluskey minimization method uses the same theorem to produce the solution as the K-map method, namely  $X(Y+Y')=X$

### ◆ Minimization Technique

- The expression is represented in the canonical SOP form if not already in that form.
- The function is converted into numeric notation.
- The numbers are converted into binary form.
- The minterms are arranged in a column divided into groups.
- Begin with the minimization procedure.
  - Each minterm of one group is compared with each minterm in the group immediately below.
  - Each time a number is found in one group which is the same as a number in the group below except for one digit, the numbers pair is ticked and a new composite is created.
  - This composite number has the same number of digits as the numbers in the pair except the digit different which is replaced by an "x".
- The above procedure is repeated on the second column to generate a third column.
- The next step is to identify the essential prime implicants, which can be done using a prime implicant chart.
  - Where a prime implicant covers a minterm, the intersection of the corresponding row and column is marked with a cross.
  - Those columns with only one cross identify the essential prime implicants. -> These prime implicants must be in the final answer.
  - The single crosses on a column are circled and all the crosses on the same row are also circled, indicating that these crosses are covered by the prime implicants selected.
  - Once one cross on a column is circled, all the crosses on that column can be circled since the minterm is now covered.
  - If any non-essential prime implicant has all its crosses circled, the prime implicant is redundant and need not be considered further.
- Next, a selection must be made from the remaining nonessential prime implicants, by considering how the non-circled crosses can be covered best.
  - One generally would take those prime implicants which cover the greatest number of crosses on their row.
  - If all the crosses in one row also occur on another row which includes further crosses, then the latter is said to dominate the former and can be selected.
  - The dominated prime implicant can then be deleted.

### ◆ Example

Find the minimal sum of products for the Boolean expression,  $f = \sum(1,2,3,7,8,9,10,11,14,15)$ , using Quine-McCluskey method.

Firstly these minterms are represented in the binary form as shown in the table below. The above binary representations are grouped into a number of sections in terms of the number of 1's as shown in the table below.

Binary representation of minterms

Minterms	U	V	W	X
1	0	0	0	1
2	0	0	1	0

3	0	0	1	1
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
14	1	1	1	0
15	1	1	1	1

Group of minterms for different number of 1's

No of 1's	Minterms	U	V	W	X
1	1	0	0	0	1
1	2	0	0	1	0
1	8	1	0	0	0
2	3	0	0	1	1
2	9	1	0	0	1
2	10	1	0	1	0
3	7	0	1	1	1
3	11	1	0	1	1
3	14	1	1	1	0
4	15	1	1	1	1

Any two numbers in these groups which differ from each other by only one variable can be chosen and combined, to get 2-cell combination, as shown in the table below.

### 2-Cell combinations

Combinations	U	V	W	X
(1,3)	0	0	-	1
(1,9)	-	0	0	1
(2,3)	0	0	1	-
(2,10)	-	0	1	0
(8,9)	1	0	0	-
(8,10)	1	0	-	0
(3,7)	0	-	1	1
(3,11)	-	0	1	1
(9,11)	1	0	-	1
(10,11)	1	0	1	-
(10,14)	1	-	1	0

(7,15)	-	1	1	1
(11,15)	1	-	1	1
(14,15)	1	1	1	-

From the 2-cell combinations, one variable and dash in the same position can be combined to form 4-cell combinations as shown in the figure below.

#### 4-Cell combinations

Combinations	U	V	W	X
(1,3,9,11)	-	0	-	1
(2,3,10,11)	-	0	1	-
(8,9,10,11)	1	0	-	-
(3,7,11,15)	-	-	1	1
(10,11,14,15)	1	-	1	-

The cells (1,3) and (9,11) form the same 4-cell combination as the cells (1,9) and (3,11). The order in which the cells are placed in a combination does not have any effect. Thus the (1,3,9,11) combination could be written as (1,9,3,11).

From above 4-cell combination table, the prime implicants table can be plotted as shown in table below.

#### Prime Implicants Table


Prime Implicants	1	2	3	7	8	9	10	11	14	15
(1,3,9,11)	X	-	X	-	-	X	-	X	-	-
(2,3,10,11)	-	X	X	-	-	-	X	X	-	-
(8,9,10,11)	-	-	-	-	X	X	X	X	-	-
(3,7,11,15)	-	-	-	-	-	-	X	X	X	X
-	X	X	-	X	X	-	-	-	X	-

The columns having only one cross mark correspond to essential prime implicants. A yellow cross is used against every essential prime implicant. The prime implicants sum gives the function in its minimal SOP form.


$$Y = V'X + V'W + UV' + WX + UW$$

## Combinational Logic

Combinatorial Circuits are circuits which can be considered to have the following generic structure.



Whenever the same set of inputs is fed in to a combinatorial circuit, the same outputs will be generated. Such circuits are said to be stateless. Some simple combinatorial logic elements that we have seen in previous sections are "Gates".



All the gates in the above figure have 2 inputs and one output; combinational elements simplest form are "not" gate and "buffer" as shown in the figure below. They have only one input and one output.




## ● Decoders

A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different; e.g. n-to-2<sup>n</sup>, BCD decoders.


Enable inputs must be on for the decoder to function, otherwise its outputs assume a single "disabled" output code word.

Decoding is necessary in applications such as data multiplexing, 7 segment display and memory address decoding. Figure below shows the pseudo block of a decoder.



### ❖ Basic Binary Decoder

AND gate can be used as the basic decoding element, because its output is HIGH only when all its inputs are HIGH. For example, if the input binary number is 0110, then, to make all the inputs to the AND gate HIGH, the two outer bits must be inverted using two inverters as shown in figure below.



### ❖ Binary n-to-2<sup>n</sup> Decoders

A binary decoder has n inputs and 2<sup>n</sup> outputs. Only one output is active at any one time, corresponding to the input value. Figure below shows a representation of Binary n-to-2<sup>n</sup> decoder



### ◆ Example - 2-to-4 Binary Decoder

A 2 to 4 decoder consists of two inputs and four outputs, truth table and symbols of which is shown below.

#### Truth Table

X	Y	F0	F1	F2	F3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

#### Symbol




To minimize the above truth table we may use kmap, but doing that you will realize that it is a waste of time. One can directly write down the function for each of the outputs. Thus we can draw the circuit as shown in figure below.

**Note:** Each output is a 2-variable minterm ( $X'Y'$ ,  $X'Y$ ,  $XY'$ ,  $XY$ )

#### Circuit






### ◆ Example - 3-to-8 Binary Decoder

A 3 to 8 decoder consists of three inputs and eight outputs, truth table and symbols of which is shown below.

#### Truth Table


X	Y	Z	F0	F1	F2	F3	F4	F5	F6	F7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

#### Symbol



From the truth table we can draw the circuit diagram as shown in figure below.

#### Circuit



### ❖ Implementing Functions Using Decoders

- Any n-variable logic function, in canonical sum-of-minterms form can be implemented using a single n-to- $2^n$  decoder to generate the minterms, and an OR gate to form the sum.
  - The output lines of the decoder corresponding to the minterms of the function are used as inputs to the or gate.
- Any combinational circuit with n inputs and m outputs can be implemented with an n-to- $2^n$  decoder with m OR gates.
- Suitable when a circuit has many outputs, and each output function is expressed with few minterms.

### ❖ Example - Full adder

#### Equation

$$S(x, y, z) = \Sigma(1,2,4,7)$$


$$C(x, y, z) = \Sigma(3,5,6,7)$$

#### Truth Table

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

From the truth table we know the values for which the sum (s) is active and also the carry (c) is active. Thus we have the equation as shown above and a circuit can be drawn as shown below from the equation derived.


### Circuit



### Encoders

An encoder is a combinational circuit that performs the inverse operation of a decoder. If a device output code has fewer bits than the input code has, the device is usually called an encoder. e.g.  $2^n$ -to- $n$ , priority encoders.

The simplest encoder is a  $2^n$ -to- $n$  binary encoder, where it has only one of  $2^n$  inputs = 1 and the output is the  $n$ -bit binary number corresponding to the active input.



## Example - Octal-to-Binary Encoder

Octal-to-Binary take 8 inputs and provides 3 outputs, thus doing the opposite of what the 3-to-8 decoder does. At any one time, only one input line has a value of 1. The figure below shows the truth table of an Octal-to-binary encoder.

### Truth Table

I0	I1	I2	I3	I4	I5	I6	I7	Y2	Y1	Y0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

For an 8-to-3 binary encoder with inputs I0-I7 the logic expressions of the outputs Y0-Y2 are:


$$Y0 = I1 + I3 + I5 + I7$$

$$Y1 = I2 + I3 + I6 + I7$$

$$Y2 = I4 + I5 + I6 + I7$$

Based on the above equations, we can draw the circuit as shown below

### Circuit



### Example - Decimal-to-Binary Encoder

Decimal-to-Binary take 10 inputs and provides 4 outputs, thus doing the opposite of what the 4-to-10 decoder does. At any one time, only one input line has a value of 1. The figure below shows the truth table of a Decimal-to-binary encoder.

**Truth Table**

I0	I1	I2	I3	I4	I5	I6	I7	I8	I9	Y3	Y2	Y1	Y0
1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	0	0	1	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	0	0	0	1	1	1
0	0	0	0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	0	0	0	0	0	1	1	0	0	1

From the above truth table , we can derive the functions Y3, Y2, Y1 and Y0 as given below.

$$Y3 = I8 + I9$$

$$Y2 = I4 + I5 + I6 + I7$$

$$Y1 = I2 + I3 + I6 + I7$$

$$Y0 = I1 + I3 + I5 + I7 + I9$$

### Priority Encoder

If we look carefully at the Encoder circuits that we got, we see the following limitations. If more than two inputs are active simultaneously, the output is unpredictable or rather it is not what we expect it to be.

This ambiguity is resolved if priority is established so that only one input is encoded, no matter how many inputs are active at a given point of time.

The priority encoder includes a priority function. The operation of the priority encoder is such that if two or more inputs are active at the same time, the input having the highest priority will take precedence.

### Example - 4to3 Priority Encoder

The truth table of a 4-input priority encoder is as shown below. The input D3 has the highest priority, D2 has next highest priority, D0 has the lowest priority. This means output Y2 and Y1 are 0 only when none of the inputs D1, D2, D3 are high and only D0 is high.


A 4 to 3 encoder consists of four inputs and three outputs, truth table and symbols of which is shown below.

### Truth Table


D3	D2	D1	D0	Y2	Y1	Y0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	x	0	1	0
0	1	x	x	0	1	1
1	x	x	x	1	0	0

Now that we have the truth table, we can draw the Kmaps as shown below.

### Kmaps




From the Kmap we can draw the circuit as shown below. For Y2, we connect directly to D3.



We can apply the same logic to get higher order priority encoders.

A multiplexer (MUX) is a digital switch which connects data from one of  $n$  sources to the output. A number of select inputs determine which data source is connected to the output. The block diagram of MUX with  $n$  data sources of  $b$  bits wide and  $s$  bits wide select line is shown in below figure.



MUX acts like a digitally controlled multi-position switch where the binary code applied to the select inputs controls the input source that will be switched on to the output as shown in the figure below. At any given point of time only one input gets selected and is connected to output, based on the select input signal.

### ❖ Mechanical Equivalent of a Multiplexer


The operation of a multiplexer can be better explained using a mechanical switch as shown in the figure below. This rotary switch can touch any of the inputs, which is connected to the output. As you can see at any given point of time only one input gets transferred to output.



### ❖ Example - 2x1 MUX

A 2 to 1 line multiplexer is shown in figure below, each 2 input lines A to B is applied to one input of an AND gate. Selection lines S are decoded to select a particular AND gate. The truth table for the 2:1 mux is given in the table below.

**Symbol**



**Truth Table**

S	Y
0	A
1	B

### ◆ Design of a 2:1 Mux

To derive the gate level implementation of 2:1 mux we need to have truth table as shown in figure. And once we have the truth table, we can draw the K-map as shown in figure for all the cases when Y is equal to '1'.

Combining the two 1' as shown in figure, we can derive the output y as shown below


$$Y = A.S' + B.S$$

**Truth Table**


B	A	S	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

**Kmap**






**Circuit**



**Example : 4:1 MUX**

A 4 to 1 line multiplexer is shown in figure below, each of 4 input lines I<sub>0</sub> to I<sub>3</sub> is applied to one input of an AND gate. Selection lines S<sub>0</sub> and S<sub>1</sub> are decoded to select a particular AND gate. The truth table for the 4:1 mux is given in the table below.


**Symbol**



### Truth Table

S1	S0	Y
0	0	I0
0	1	I1
1	0	I2
1	1	I3

### Circuit



### ❖ Larger Multiplexers


Larger multiplexers can be constructed from smaller ones. An 8-to-1 multiplexer can be constructed from smaller multiplexers as shown below.

### ❖ Example - 8-to-1 multiplexer from Smaller MUX


### Truth Table

S2	S1	S0	F
0	0	0	I0
0	0	1	I1
0	1	0	I2
0	1	1	I3
1	0	0	I4
1	0	1	I5
1	1	0	I6

### Circuit




### ◆ Example - 16-to-1 multiplexer from 4:1 mux



They are digital switches which connect data from one input source to one of n outputs.


Usually implemented by using n-to- $2^n$  binary decoders where the decoder enable line is used for data input of the de-multiplexer.

The figure below shows a de-multiplexer block diagram which has got s-bits-wide select input, one b-bits-wide data input and n b-bits-wide outputs.




### ❖ Mechanical Equivalent of a De-Multiplexer

The operation of a de-multiplexer can be better explained using a mechanical switch as shown in the figure below. This rotary switch can touch any of the outputs, which is connected to the input. As you can see at any given point of time only one output gets connected to input.




1-bit 4-output de-multiplexer using a 2x4 binary decoder.



### Example: 1-to-4 De-multiplexer

#### Symbol



#### Truth Table

S1	S0	F0	F1	F2	F3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

### Boolean Function Implementation

Earlier we had seen that it is possible to implement Boolean functions using decoders. In the same way it is also possible to implement Boolean functions using muxers and de-muxers.

### Implementing Functions Multiplexers

Any n-variable logic function can be implemented using a smaller  $2^{n-1}$ -to-1 multiplexer and a single inverter (e.g 4-to-1 mux to implement 3 variable functions) as follows.

Express function in canonical sum-of-minterms form. Choose n-1 variables as inputs to mux select lines. Construct the truth table for the function, but grouping inputs by selection line values (i.e select lines as most significant inputs).


Determine multiplexer input line i values by comparing the remaining input variable and the function F for the corresponding selection lines value i.

We have four possible mux input line i values:

- Connect to 0 if the function is 0 for both values of remaining variable.
- Connect to 1 if the function is 1 for both values of remaining variable.
- Connect to remaining variable if function is equal to the remaining variable.
- Connect to the inverted remaining variable if the function is equal to the remaining variable inverted.

#### ◆ Example: 3-variable Function Using 8-to-1 mux

Implement the function  $F(X,Y,Z) = S(1,3,5,6)$  using an 8-to-1 mux. Connect the input variables X, Y, Z to mux select lines. Mux data input lines 1, 3, 5, 6 that correspond to the function minterms are connected to 1. The remaining mux data input lines 0, 2, 4, 7 are connected to 0.



#### ◆ Example: 3-variable Function Using 4-to-1 mux

Implement the function  $F(X,Y,Z) = S(0,1,3,6)$  using a single 4-to-1 mux and an inverter. We choose the two most significant inputs X, Y as mux select lines.


Construct truth table.

**Truth Table**

Select i	X	Y	Z	F	Mux Input i
----------	---	---	---	---	-------------

0	0	0	0	1	1
0	0	0	1	1	1
1	0	1	0	0	Z
1	0	1	1	1	Z
2	1	0	0	0	0
2	1	0	1	0	0
3	1	1	0	1	Z'
3	1	1	1	0	Z'

### Circuit




We determine multiplexer input line  $i$  values by comparing the remaining input variable  $Z$  and the function  $F$  for the corresponding selection lines value  $i$

- when  $XY=00$  the function  $F$  is 1 (for both  $Z=0, Z=1$ ) thus mux input0 = 1
- when  $XY=01$  the function  $F$  is  $Z$  thus mux input1 =  $Z$
- when  $XY=10$  the function  $F$  is 0 (for both  $Z=0, Z=1$ ) thus mux input2 = 0
- when  $XY=11$  the function  $F$  is  $Z'$  thus mux input3 =  $Z'$

## UNIT-III

### ● Introduction

Digital electronics is classified into combinational logic and sequential logic. Combinational logic output depends on the inputs levels, whereas sequential logic output depends on stored levels and also the input levels.



The memory elements are devices capable of storing binary info. The binary info stored in the memory elements at any given time defines the state of the sequential circuit. The input and the present state of the memory element determines the output. Memory elements next state is also a function of external inputs and present state. A sequential circuit is specified by a time sequence of inputs, outputs, and internal states.


There are two types of sequential circuits. Their classification depends on the timing of their signals:

- Synchronous sequential circuits
- Asynchronous sequential circuits

### ❖ Asynchronous sequential circuit

This is a system whose outputs depend upon the order in which its input variables change and can be affected at any instant of time.


Gate-type asynchronous systems are basically combinational circuits with feedback paths. Because of the feedback among logic gates, the system may, at times, become unstable. Consequently they are not often used.



### ❖ Synchronous sequential circuits



This type of system uses storage elements called flip-flops that are employed to change their binary value only at discrete instants of time. Synchronous sequential circuits use logic gates and flip-flop storage devices. Sequential circuits have a clock signal as one of their inputs. All state transitions in such circuits occur only when the clock value is either 0 or 1 or happen at the rising or falling edges of the clock depending on the type of memory elements used in the circuit. Synchronization is achieved by a timing device called a clock pulse generator. Clock pulses are distributed throughout the system in such a way that the flip-flops are affected only with the arrival of the synchronization pulse. Synchronous sequential circuits that use clock pulses in the inputs are called clocked-sequential circuits. They are stable and their timing can easily be broken down into independent discrete steps, each of which is considered separately.




A clock signal is a periodic square wave that indefinitely switches from 0 to 1 and from 1 to 0 at fixed intervals. Clock cycle time or clock period: the time interval between two consecutive rising or falling edges of the clock.

Clock Frequency =  $1 / \text{clock cycle time}$  (measured in cycles per second or Hz)


### ● Concept of Sequential Logic

A sequential circuit as seen in the last page, is combinational logic with some feedback to maintain its current value, like a memory cell. To understand the basics let's consider the basic feedback logic circuit below, which is a simple NOT gate whose output is connected to its input. The effect is that output oscillates between HIGH and LOW (i.e. 1 and 0). Oscillation frequency depends on gate delay and wire delay. Assuming a wire delay of 0 and a gate delay of 10ns, then oscillation frequency would be (on time + off time = 20ns) 50Mhz.



The basic idea of having the feedback is to store the value or hold the value, but in the above circuit, output keeps toggling. We can overcome this problem with the circuit below,

which is basically cascading two inverters, so that the feedback is in-phase, thus avoids toggling. The equivalent circuit is the same as having a buffer with its output connected to its input.



But there is a problem here too: each gate output value is stable, but what will it be? Or in other words buffer output can not be known. There is no way to tell. If we could know or set the value we would have a simple 1-bit storage/memory element.


## ● Latches and Flip-Flops

There are two types types of sequential circuits.

- Asynchronous Circuits.
- Synchronous Circuits.
- As seen in last section, Latches and Flip-flops are one and the same with a slight variation: Latches have level sensitive control signal input and Flip-flops have edge sensitive control signal input. Flip-flops and latches which use this control signals are called synchronous circuits. So if they don't use clock inputs, then they are called asynchronous circuits.

## ◆ RS Latch

RS latch have two inputs, S and R. S is called set and R is called reset. The S input is used to produce HIGH on Q ( i.e. store binary 1 in flip-flop). The R input is used to produce LOW on Q (i.e. store binary 0 in flip-flop). Q' is Q complementary output, so it always holds the opposite value of Q. The output of the S-R latch depends on current as well as previous inputs or state, and its state (value stored) can change as soon as its inputs change. The circuit and the truth table of RS latch is shown below. (This circuit is as we saw in the last page, but arranged to look beautiful :- ) ).




S	R	Q	Q+
0	0	0	0
0	0	1	1
0	1	X	0
1	0	X	1
1	1	X	0


The operation has to be analyzed with the 4 inputs combinations together with the 2 possible previous states.

- When S = 0 and R = 0:** If we assume  $Q = 1$  and  $Q' = 0$  as initial condition, then output Q after input is applied would be  $Q = (R + Q')' = 1$  and  $Q' = (S + Q)' = 0$ . Assuming  $Q = 0$  and  $Q' = 1$  as initial condition, then output Q after the input applied would be  $Q = (R + Q')' = 0$  and  $Q' = (S + Q)' = 1$ . So it is clear that when both S and R inputs are LOW, the output is retained as before the application of inputs. (i.e. there is no state change).
- When S = 1 and R = 0:** If we assume  $Q = 1$  and  $Q' = 0$  as initial condition, then output Q after input is applied would be  $Q = (R + Q')' = 1$  and  $Q' = (S + Q)' = 0$ . Assuming  $Q = 0$  and  $Q' = 1$  as initial condition, then output Q after the input applied would be  $Q = (R + Q')' = 1$  and  $Q' = (S + Q)' = 0$ . So in simple words when S is HIGH and R is LOW, output Q is HIGH.
- When S = 0 and R = 1:** If we assume  $Q = 1$  and  $Q' = 0$  as initial condition, then output Q after input is applied would be  $Q = (R + Q')' = 0$  and  $Q' = (S + Q)' = 1$ . Assuming  $Q = 0$  and  $Q' = 1$  as initial condition, then output Q after the input applied would be  $Q = (R + Q')' = 0$  and  $Q' = (S + Q)' = 1$ . So in simple words when S is LOW and R is HIGH, output Q is LOW.
- When S = 1 and R = 1 :** No matter what state Q and Q' are in, application of 1 at input of NOR gate always results in 0 at output of NOR gate, which results in both Q and Q' set to LOW (i.e.  $Q = Q'$ ). LOW in both the outputs basically is wrong, so this case is invalid.

The waveform below shows the operation of NOR gates based RS Latch.




It is possible to construct the RS latch using NAND gates (of course as seen in Logic gates section). The only difference is that NAND is NOR gate dual form (Did I say that in Logic gates section?). So in this case the  $R = 0$  and  $S = 0$  case becomes the invalid case. The circuit and Truth table of RS latch using NAND is shown below.



S	R	Q	Q+
1	1	0	0
1	1	1	1
0	1	X	0
1	0	X	1
0	0	X	1

If you look closely, there is no control signal (i.e. no clock and no enable), so this kind of latches or flip-flops are called asynchronous logic elements. Since all the sequential circuits are built around the RS latch, we will concentrate on synchronous circuits and not on asynchronous circuits.

We have seen this circuit earlier with two possible input configurations: one with level sensitive input and one with edge sensitive input. The circuit below shows the level sensitive RS latch. Control signal "Enable" E is used to gate the input S and R to the RS Latch. When Enable E is HIGH, both the AND gates act as buffers and thus R and S appears at the RS Latch input and it functions like a normal RS latch. When Enable E is LOW, it drives LOW to both inputs of RS latch. As we saw in previous page, when both inputs of a NOR latch are low, values are retained (i.e. the output does not change).




### Setup and Hold Time

For synchronous flip-flops, we have special requirements for the inputs with respect to clock signal input. They are

- **Setup Time:** Minimum time period during which data must be stable before the clock makes a valid transition. For example, for a posedge triggered flip-flop, with a setup time of 2 ns, Input Data (i.e. R and S in the case of RS flip-flop) should be stable for at least 2 ns before clock makes transition from 0 to 1.
- **Hold Time:** Minimum time period during which data must be stable after the clock has made a valid transition. For example, for a posedge triggered flip-flop, with a hold time of 1 ns. Input Data (i.e. R and S in the case of RS flip-flop) should be stable for at least 1 ns after clock has made transition from 0 to 1.
- If data makes transition within this setup window and before the hold window, then the flip-flop output is not predictable, and flip-flop enters what is known as **meta stable state**. In this state flip-flop output oscillates between 0 and 1. It takes some time for the flip-flop to settle down. The whole process is called **metastability**. You could refer to tidbits section to know more information on this topic.


The waveform below shows input S (R is not shown), and CLK and output Q (Q' is not shown) for a SR posedge flip-flop.



### ❖ D Latch


The RS latch seen earlier contains ambiguous state; to eliminate this condition we can ensure that S and R are never equal. This is done by connecting S and R together with an inverter. Thus we have D Latch: the same as the RS latch, with the only difference that there is only one input, instead of two (R and S). This input is called D or Data input. D latch is called D transparent latch for the reasons explained earlier. Delay flip-flop or delay latch is another name used. Below is the truth table and circuit of D latch.

In real world designs (ASIC/FPGA Designs) only D latches/Flip-Flops are used.




D	Q	Q+
1	X	1
0	X	0

Below is the D latch waveform, which is similar to the RS latch one, but with R removed.



### ◆ JK Latch


The ambiguous state output in the RS latch was eliminated in the D latch by joining the inputs with an inverter. But the D latch has a single input. JK latch is similar to RS latch in that it has 2 inputs J and K as shown figure below. The ambiguous state has been eliminated here: when both inputs are high, output toggles. The only difference we see here is output feedback to inputs, which is not there in the RS latch.



J	K	Q
1	1	0
1	1	1
1	0	1
0	1	0

### ◆ T Latch

When the two inputs of JK latch are shorted, a T Latch is formed. It is called T latch as, when input is held HIGH, output toggles.




T	Q	Q+
1	0	1
1	1	0
0	1	1
0	0	0

### JK Master Slave Flip-Flop


All sequential circuits that we have seen in the last few pages have a problem (All level sensitive sequential circuits have this problem). Before the enable input changes state from HIGH to LOW (assuming HIGH is ON and LOW is OFF state), if inputs changes, then another state transition occurs for the same enable pulse. This sort of multiple transition problem is called racing.

If we make the sequential element sensitive to edges, instead of levels, we can overcome this problem, as input is evaluated only during enable/clock edges.



In the figure above there are two latches, the first latch on the left is called master latch and the one on the right is called slave latch. Master latch is positively clocked and slave latch is negatively clocked.





## UNIT - IV

### ● Sequential Circuits Design

We saw in the combinational circuits section how to design a combinational circuit from the given problem. We convert the problem into a truth table, then draw K-map for the truth table, and then finally draw the gate level circuit for the problem. Similarly we have a flow for the sequential circuit design. The steps are given below.

- Draw state diagram.
- Draw the state table (excitation table) for each output.
- Draw the K-map for each output.
- Draw the circuit.

Looks like sequential circuit design flow is very much the same as for combinational circuit.

### ◆ State Diagram

The state diagram is constructed using all the states of the sequential circuit in question. It builds up the relationship between various states and also shows how inputs affect the states.

To ease the following of the tutorial, let's consider designing the 2 bit up counter (Binary counter is one which counts a binary sequence) using the T flip-flop.

Below is the state diagram of the 2-bit binary counter.




### ❖ State Table

The state table is the same as the excitation table of a flip-flop, i.e. what inputs need to be applied to get the required output. In other words this table gives the inputs required to produce the specific outputs.

Q1	Q0	Q1+	Q0+	T1	T0
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1


### ❖ K-map

The K-map is the same as the combinational circuits K-map. Only difference: we draw K-map for the inputs i.e. T1 and T0 in the above table. From the table we deduce that we don't need to draw K-map for T0, as it is high for all the state combinations. But for T1 we need to draw the K-map as shown below, using SOP.



## Circuit


There is nothing special in drawing the circuit, it is the same as any circuit drawing from K-map output. Below is the circuit of 2-bit up counter using the T flip-flop.



## UNIT-V

# Finite State Machine

A model of computation consisting of a set of states, a start state, an input alphabet, and a transition function that maps input symbols and current states to a next state. Computation begins in the start state with an input string. It changes to new states depending on the transition function. There are many variants, for instance, machines having actions (outputs) associated with transitions (Mealy machine) or states (Moore machine), multiple start states, transitions conditioned on no input symbol (a null) or more than one transition for a given symbol and state (nondeterministic finite state machine), one or more states designated as accepting states (recognizer), etc.



**Definition 1** A finite state machine is a 5-tuple,  $(S, A, R, \_, s_0)$  where  $S$  is a finite set of states,  $A$  is a finite alphabet,  $R$  is a finite alphabet of responses and  $\_$  is a transition function such that for any state,  $s \in S$  and symbol  $a \in A$ ,  $\_(s, a) = (s_0, r_0)$  indicates the next state,  $s_0$  and the output symbol,  $r_0 \in R$ .  $s_0$  is the initial state.

**Definition 2** A recogniser is a special kind of finite state machine in which the output alphabet contains two special symbols: accept and reject. The machine responds to any finite sequence of input symbols, terminated with a special end of input symbol ( $\_$ ), with either accept or reject.

## Limitations of Finite State Machines:

- Number of states in the composed FSM grows dramatically (state explosion problem)
- Composing FSMs of  $n$  subsystems, with  $k_1, k_2, k_3, \dots, k_n$ , states respectively, results in a system whose FSM has  $k_1 \times k_2 \times \dots \times k_n$  states - This growth is exponential with the number of subsystems, not linear (i.e.,  $k_1 + k_2 + \dots + k_n$ ).
- Since at any time, a global state of the system must be defined and a single transition must occur, FSM model is not suitable for describing asynchronous concurrent activities in the system.

## Mealy And Moore Models

Mealy and Moore models are the basic models of state machines. A state machine which uses only Entry Actions, so that its output depends on the state, is called a Moore model. A state machine which uses only Input Actions, so that the output depends on the state and also on inputs, is called a Mealy model. The models selected will influence a design but there are no general indications as to which model is better. Choice of a model depends on the application, execution means (for instance, hardware systems are usually best realized as Moore models) and personal preferences of a designer or programmer. In practice, mixed models are often used with several action types. On an example we will show the consequences of using a specific model. As the example we have taken a Microwave Oven control. The oven has a momentary-action push button Run to start (apply the power) and a Timer that determines the cooking length. Cooking can be interrupted at any time by opening the oven door. After closing the door the cooking is continued. Cooking is terminated when the Timer elapses. When the door is open a lamp inside the oven is switched on, when the door is closed the lamp is off. During cooking the lamp is also switched on. The cooking period (timeout value) is set by a potentiometer which supplies a voltage to the control system: the voltage is represented by a numeric value 0..4095 which is scaled by the **Ni** object to 1799. This arrangement allows the maximum cooking time to equal 1799 seconds, i.e. 30 minutes. The solution should also take into account the possibility that the push button Run could get blocked continuously in the active Position (which is easy to demonstrate if testing the system in SWLab, which has only the two-positions buttons): in such a case cooking must not start again until it is deactivated when the cooking is terminated (otherwise our meal which we wanted to heat for instance for 5 minutes could be burned until we discover that the button has got stuck in the active position). In other words, each cooking requires intentional activation of the Run button.

The control system has the following inputs: Run momentary-action push button - when activated starts cooking, Timer - while this runs keep on cooking, Door sensor - can be true (door closed) or false (door open). And the following outputs: Power - can be true (power on) or false (power off), Lamp - can be true (lamp on) or false (lamp off).


**Moore model** : Using Moore model we get a state machine whose state transition diagram is shown in Figure 1.

This solution requires 7 states. Figure 2, Figure 3 and Figure 4 show state transition tables for three of those states: Init, Cooking and CookingInterrupted. The state machine uses only Entry actions.

Other states can be studied in the provided file MWaveOven\_Moore.fsm.

While specifying that state machine the states dominate. We think in the following manner: if the input condition changes the state machine changes its state (if a specific transition condition is valid). Entering the new state, the state machine does some actions and waits for the reaction of the


controlled system. In a Moore model the entry actions define effectively the state. For instance, we would think about the state Cooking: it is a state where the Timer runs and the state machines waits for the Timer OVER signal.




### Mealy model

The Mealy model is shown in Figure 5. It requires only 5 states. The states: Idle, Cooking and Cooking Interrupted for that model (see Figure 6, Figure 7 and Figure 8) illustrate its features. Other states can be studied in the provided file MWaveOven\_Mealy.fsm. All activities are done as Input actions, which means that actions essential for a state must be performed in all states which have a transition to that state. The Timer must be now started in both states: Idle and Cooking Interrupted.

This may be considered as a disadvantage: the functioning becomes a bit confusing.



### Minimization of FSM:



## Algorithmic State Machine

The **Algorithmic State Machine** (ASM) method is a method for designing finite [state machines](#). It is used to represent diagrams of digital [integrated circuits](#). The ASM diagram is like a [state diagram](#) but less formal and thus easier to understand. An ASM chart is a method of describing the sequential operations of a digital system.


## ASM Method

The ASM method is composed of the following steps:


1. Create an algorithm, using [pseudocode](#), to describe the desired operation of the device.
2. Convert the [pseudocode](#) into an *ASM chart*.
3. Design the *datapath* based on the ASM chart.
4. Create a *detailed ASM chart* based on the datapath.
5. Design the *control logic* based on the detailed ASM chart.

## ASM Chart


An ASM chart consists of an interconnection of three types of basic elements: states, condition checks, and conditional outputs. An ASM state, represented as a rectangle, corresponds to one state of a regular state diagram or finite state machine. The name of the state is indicated outside the box in the top left corner. The [Moore](#) type outputs are listed inside the box.



An ASM condition check, indicated by a diamond with one input and two outputs (for true and false), is used to conditionally transfer between two states or between a state and a conditional output. The decision box contains the stated condition expression to be tested, the expression contains one or more inputs of the FSM.



Decision box: A diamond indicates that the stated condition expression is to be tested and the exit path is to be chosen accordingly. The condition expression contains one or more inputs to the FSM.



Conditional output box: An oval denotes the output signals that are of [Mealy](#) type. These outputs depend not only on the state but also the inputs to the FSM.

## Datapath

Once the desired operation of a circuit has been described using [RTL](#) operations, the datapath components may be derived. Every unique variable that is assigned a value in the RTL program can be implemented as a register. Depending on the functional operation performed when assigning a value to a variable, the register for that variable may be implemented as a straightforward register, a shift register, a counter, or a register preceded by a combinational logic block. The combinational logic block associated with a register may implement an adder, subtracter, multiplexer, or some other type of combinational logic function.

## Binary multiplier:

A **binary multiplier** is a electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders.

## Theory

Using long multiplication, a product of two N-bit numbers can be expressed as the sum of N N-bit partial products, which are then added to produce a 2N-bit product.

$$\begin{array}{r} a_3 \ a_2 \ a_1 \ a_0 \\ \times \ b_3 \ b_2 \ b_1 \ b_0 \\ \hline a_3b_0 \ a_2b_0 \ a_1b_0 \ a_0b_0 \\ \\ a_3b_1 \ a_2b_1 \ a_1b_1 \ a_0b_1 \\ \\ a_3b_2 \ a_2b_2 \ a_1b_2 \ a_0b_2 \\ \\ a_3b_3 \ a_2b_3 \ a_1b_3 \ a_0b_3 \\ \hline p_7 \ p_6 \ p_5 \ p_4 \ p_3 \ p_2 \ p_1 \ p_0 \end{array}$$

The partial products can be trivially computed from the fact that  $a_i \times b_j = a_i \text{ AND } b_j$ . The complexity of the multiplier is in adding the partial products.

## Implementation

There are several ways to implement a binary multiplier.


### Multiple adders


Partial products are added in pairs using binary adders until the entire product is computed similar to multiplying large numbers by hand. This requires N-1 adders.

Typically those adders are arranged as an adder compressor tree.


## Example:







**2 Bit by 2 Bit Binary Multiplier  
Using a 4 Bit + 4 Bit Adder**


(The following are to clarify each level of abstraction)





**A simple adder  
1-bit adder**




**"Ander"**  
**A 1x4 bit Ander**




**4-bit Adder**  
**Using 4 1-bit adders**

## 15. ADDITIONAL TOPICS

1. Inhibit circuits
2. Code converters using IC's, Excess-3 adder & subtractor
3. Parity bit generator
4. Programming

## 16. University previous Question papers

R09

Code No: 09A40204

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD

B.Tech II Year II Semester Examinations, June-2014

SWITCHING THEORY AND LOGIC DESIGN

(Common to BME, EEE, ECE, ETM)

Time: 3 hours

Max. Marks: 75

Answer any five questions  
All questions carry equal marks

...

- 1.a) Convert the following numbers into the corresponding bases.
- $(53)_{10} = ( )_2$
  - $(231)_8 = ( )_{10}$
  - $(1101101)_2 = ( )_8$
  - $(4D.56)_{16} = ( )_2$
- b) Encode the following message bits into 7-bit even parity hamming code.
- $(1011)_2$
  - $(1100)_2$
- 2.a) Simplify the following Boolean expressions to minimum number of literals using Boolean algebra.
- $A'C' + ABC + AC'' + AB'$
  - $A'B(D' + CD) + B(A + A'CD)$
- b) Find the complement of the following functions.
- $(A'B + CD)E' + E$
  - $XY' + X'Y'$
3. Simplify the following function using Tabular method  
 $F(A,B,C,D) = \sum(0,1,2,3,4,6,9,10) + d(7,11,12,13,15)$ .
- 4.a) Implement the following functions using a decoder.
- $$F1 = \sum(1,3,5,7)$$
- $$F2 = \prod(0,2,5,7)$$
- $$F3 = \sum(3,4,6,7)$$
- b) Design a BCD to Excess-3 code converter.
5. Implement the following Boolean functions using PLA
- $$F1(A,B,C) = \sum m(1,2,4,6)$$
- $$F2(A,B,C) = \sum m(0,1,6,7)$$
- $$F3(A,B,C) = \sum m(2,6)$$
- $$F4(A,B,C) = \sum m(1,2,3,5,7)$$
- 6.a) Draw the characteristic table of JK flip flop and obtain its characteristic equation.
- b) Realize JK Flip flop using SR Flip flop.

- 7.a) Discuss the capabilities and limitations of Finite State Machine.  
 b) Minimise the following machine using partition method by writing necessary steps involved.

PS	NS,Z	
	x = 0	x = 1
A	E,0	D,1
B	F,0	D,0
C	E,0	B,1
D	F,0	B,0
E	C,0	F,1
F	B,0	C,0

- 8.a) What are the basic elements of ASM chart?  
 b) Design a binary multiplier and its control logic by drawing ASM chart and realize the same using decoder, MUX and D Flip-Flops.

Code No: R09220204

**R09**

**Set No. 2**

II B.Tech II Semester Examinations, APRIL 2011

SWITCHING THEORY AND LOGIC DESIGN

Common to Bio-Medical Engineering, Electronics And Telematics,  
 Electronics And Communication Engineering, Electrical And Electronics  
 Engineering

Time: 3 hours

Max Marks: 75

Answer any FIVE Questions  
 All Questions carry equal marks

\*\*\*\*\*

- Construct a combinational logic circuit which converts a decimal number into an equivalent Excess -3 number. Implement the same using
  - Multiplexer
  - Decoder [15]
- Convert  $(1596.675)_{10}$  to hexadecimal
    - Convert  $(11110.1011)_2$  to decimal
    - Convert  $(10110001.01101001)_2$  to octal
    - Convert  $(235.0657)_8$  to Binary
  - Obtain the 1's complement and 2's complement of the binary numbers
    - 1011011
    - 0110101

3. Construct the compatibility graph and obtain the minimal cover table for the sequential machine described by the state table given. [15]

PS	NS,Z	
	I=0	I=1
1	2,0	3,1
2	1,0	1,1
3	4,1	4,1
4	3,1	6,0
5	1,0	1,1
6	7,0	6,0
7	4,1	4,1

4. (a) Write the conversion procedures of the flip flops. Convert T flip flop to JK flip flop.  
 (b) Convert SR flip flop to T flip flop. [8+7]
5. Map the following function and simplify using K-Map  
 (a)  $F = (A+B+C)(A+B'+C)(A+B'+C')(A'+B+C)$

¶

Code No: R09220204

**R09**

**Set No. 2**

- (b)  $F = (A'BC'D'+A'BC'D+AB'CD+AB'CD'+ABCD+A'B'C'D')$  [15]
6. Write short notes on Integrated circuits. Classify the ICs based on the levels of integration. Discuss on PLDS. What are the different types of programmable devices? [15]
7. A sequential circuit has three D flip flops, A, B, C and one input x. The minterms of the D flip flops are given below. Construct the State table and Draw an ASM chart.  
 $D_A(X,A,B,C) = \Sigma (0,3,4,7,9,10,13,14)$   
 $D_B(X,A,B,C) = \Sigma (4,5,6,7,12,13,14,15)$   
 $D_C(X,A,B,C) = \Sigma (2,3,6,7,10,11,14,15)$  [15]
8. (a) Write short notes on Universal gates  
 (b) Implement  $Y = AB'+CD + (A'B+C'D')$  using NAND gates  
 (c) Verify the following Boolean algebraic expression. Justify each step with a reference to a theorem or postulate.  
 $(AB +C +D) (C' +D) (C' +D +E) = ABC' + D$  [4+4+7]

\*\*\*\*\*

Code No: R09220204

**R09**

**Set No. 4**

II B.Tech II Semester Examinations, APRIL 2011

SWITCHING THEORY AND LOGIC DESIGN

Common to Bio-Medical Engineering, Electronics And Telematics,  
Electronics And Communication Engineering, Electrical And Electronics  
Engineering

Time: 3 hours

Max Marks: 75

Answer any FIVE Questions  
All Questions carry equal marks

\*\*\*\*\*

1. (a) Draw an ASM chart to convert D-Flip flop to T flip flop.  
(b) Give the procedure to design a data processing unit and a control unit [8+7]
2. (a) Define the following with an example
  - i. Canonical form
  - ii. Standard form
  - iii. Minterm
  - iv. Maxterm(b) Draw the truth table and write Boolean expression for the following:
  - i. F is a 1 only if X is a 1 and Y is a 1 or if X is 0 and Y is a 0.
  - ii. G is a 0 if any of the three variables X, Y and Z are 1s. G is a 1 for all other conditions. [8+7]
3. Realize the function  $F = (A'+C)(AB'+C)(C+D')$  in
  - (a) Decoder
  - (b) MultiplexerExplain in detail the procedure to implement the Boolean functions in decoder and multiplexer. [15]
4. (a) Write short notes on :
  - i. State transition function.
  - ii. Finite State model.
  - iii. Terminal state
  - iv. Strongly connected machine(b) Discuss on the capabilities and limitations of finite state machines. [8+7]
5. (a) Use 1's complement arithmetic to subtract
  - i.  $(54)_{10}$  from  $(231)_{10}$
  - ii.  $(-27)_{10} - (87)_{10}$(b) Determine the largest and smallest. Hexadecimal numbers that can be used in a 16-bit digital system. [8+7]

Code No: R09220204

**R09**

**Set No. 1**

II B.Tech II Semester Examinations, APRIL 2011  
SWITCHING THEORY AND LOGIC DESIGN  
Common to Bio-Medical Engineering, Electronics And Telematics,  
Electronics And Communication Engineering, Electrical And Electronics  
Engineering

Time: 3 hours

Max Marks: 75

Answer any FIVE Questions  
All Questions carry equal marks

\*\*\*\*\*

1. Simplify the following expressions using K-map

- (a)  $x'(y'+z)$
- (b)  $x'+y'+xyz'$
- (c)  $xy+wxyz'+x'y$
- (d)  $w'x'+x'y'+w'z'+yz$

2. Determine a minimal state table equivalent to the state table given below. [15]

PS	NS,Z	
	J1	J2
1	2,0	4,1
2	7,0	1,0
3	4,0	2,1
4	7,0	1,0
5	4,0	1,1
6	5,1	6,1
7	4,1	4,1

3. (a) Differentiate Hexadecimal codes and Alpha numeric codes.

(b) Write Gray codes for the following decimal numbers:

- i. 1000
- ii. 724
- iii. 83
- iv. 37

[7+8]

4. (a) A Digital system is quite often defined by registers it contains and operations that are executed on the data stored in them. Give examples of symbolic notation of register operation and its descriptions.

(b) Draw an ASM diagram and explain in detail the conditional box. [8+7]

5. (a) Give a detailed comparison between combinational logic circuits and sequential logic circuits.

(b) Design a basic flip flop and explain its operation. [8+7]

Code No: R09220204

**R09**

**Set No. 1**

6. Tabulate the PLA programming table for the four Boolean functions. Minimize the following.
- (a)  $F1(A, B, C) = \sum m(1, 2, 5, 6)$
  - (b)  $F2(A, B, C) = \sum m(0, 1, 4, 7)$
  - (c)  $F3(A, B, C) = \sum m(2, 6, 8)$
  - (d)  $F4(A, B, C) = \sum m(1, 2, 3, 5, 7)$  [15]
7. Design a Logic circuit which accepts two 5 bit binary numbers. The circuit should perform binary addition when the carry in is 0 and should perform binary subtraction using 2's complement addition when the input carry is 1. [15]
8. Draw the logic circuits using AND, OR, NOT elements to represent the following:
- (a)  $AB' + A'B$
  - (b)  $((AB)'(CD)')'$
  - (c)  $((A+B)(C+D))E + FG$
  - (d)  $AB + (AB)' + A'BC$

Implement the above functions using only NAND gates and only NOR gates [15]

\*\*\*\*\*

Code No: R09220204

**R09**

**Set No. 3**

II B.Tech II Semester Examinations, APRIL 2011  
SWITCHING THEORY AND LOGIC DESIGN  
Common to Bio-Medical Engineering, Electronics And Telematics,  
Electronics And Communication Engineering, Electrical And Electronics  
Engineering

Time: 3 hours

Max Marks: 75

Answer any FIVE Questions  
All Questions carry equal marks

\*\*\*\*\*

1. Convert the following Mealy machine into a corresponding Moore machine. [15]

PS	NS,Z	
	X=0	X=1
A	C,0	B,0
B	A,1	D,0
C	B,1	A,1
D	D,1	C,0

2. (a) Demonstrate by means of truth tables the validity of the following theorems of Boolean algebra.
- i. Commutative laws
  - ii. Demorgan's theorems for 4 variables.



- (b) Prove the following:
- $XYZ + XYZ' + XY'Z + X'Y'Z + X'YZ' = Y'Z + XY + X'YZ'$
  - $XY' + Y'Z = XY'Z + XY'Z' + X'Y'Z$  [8+7]
3. Draw the block diagram of the 3 to 8 decoder. Draw the circuit diagram of the decoder and explain the operation of the decoder.
- If the input 3 bit code is 110, then which decoder output will be HIGH?
  - If the output of the decoder D3 is HIGH, what is the input code of the decoder? [15]
4. (a) Explain the complement representation of negative numbers with examples
- (b) Obtain the 1's complement and 2's complement of the binary numbers
- 1010111
  - 0111001
  - 1001
  - 00010 [4+11]
5. Implement the function of converting a Binary number to a BCD number in a ROM. Write the size of ROM required implementing this function. Give the ROM truth table. Give the internal connections for the function. [15]

Code No: R09220204

**R09**

**Set No. 3**

6. (a) Draw an ASM chart for designing a circuit which is used to count the number of bits in a register that have a value 1.
- (b) Discuss the procedure to implement an ASM chart using Multiplexer. [8+7]
7. Define State table. Draw state table for a 4 bit synchronous UP/DOWN counter. Design UP/DOWN synchronous counters. [15]
8. (a) List down the factors involved in a digital circuit design. Specify the various criteria to determine minimal cost.
- (b) Compare the Minimization procedure using Boolean Postulates and K-map. [8+7]

\*\*\*\*\*

## 17. Question Bank

### UNIT- I

1. a. Simplify the following Boolean expressions.

i.  $A'C' + ABC + AC'$  to three literals

ii.  $(x'y' + z)' + z + xy + wz$  to three literals

iii.  $A'B(D' + C'D) + B(A + A'CD)$  to one literal

iv.  $(A' + C)(A' + C')(A + B + C'D)$  to four literals

b. Obtain the complement of the following Boolean expressions.

i.  $B'C'D + (B + C + D)' + B'C'D'E$

ii.  $AB + (AC)' + (AB + C)$

iii.  $A'B'C' + A'BC' + AB'C' + ABC'$

iv.  $AB + (AC)' + AB'C$

2. a. Draw the NAND logic diagram that implements the complement of the function.

$$F(A,B,C,D) = \sum (0,1,2,3,4,8,9,12)$$

b. Obtain the complement of the following Boolean expressions.

i.  $AB + A(B + C) + B'(B + D)$

ii.  $A + B + A'B'C$  [4]

c. Obtain the dual of the following Boolean expressions

i.  $A'B + A'BC' + A'BCD + A'BC'D'E$

ii.  $ABEF + ABE'F' + A'B'EF$

3. a. Express the following functions in sum of Minterms and product of Maxterms.

i.  $F(A,B,C,D) = B'D + A'D + BD$

ii.  $F(x,y,z) = (xy + z)(xz + y)$

b. Obtain the complement of the following Boolean expressions. [8]

i.  $(AB' + AC')(BC + BC')(ABC)$

ii.  $AB'C + A'BC + ABC$

iii.  $(ABC)'(A + B + C)'$

iv.  $A + B'C (A + B + C')$

4. Simplify the following Boolean expressions to Minimum no. of literals.

a.  $ABC + A'B + ABC'$

b.  $(BC' + A'D)(AB' + CD')$

c.  $x'yz + xz$

d.  $xy + x(wz + wz')$

5. Obtain the Dual of the following Boolean expressions.

a.  $AB + A(B + C) + B'(B + D)$

b.  $A + B + A'B'C$

c.  $A'B + A'BC' + A'BCD + A'BC'D'E$

d.  $ABEF + ABE'F' + A'B'EF$

6. Express the following functions in sum of minterms and product of maxterms.

a.  $(xy + z)(y + xz)$

b.  $B'D + A'D + BD$

7. Obtain the complement of the following Boolean expressions

a.  $AB'C + AB'D + A'B$

b.  $A'B'C + ABC' + A'B'C'D$

c.  $ABCD + ABC'D' + A'B'CD$

d.  $AB + ABC'$

8. Simplify the following Boolean expressions

a.  $A'C' + ABC + AC'$  to three literals

b.  $(x'y' + z)' + z + xy + wz$  to three literals

c.  $A'B(D' + C'D) + B(A + A'CD)$  to one literal

d.  $(A' + C)(A' + C')(A + B + C'D)$  to four literals

9. Obtain the complement of the following Boolean expressions

a.  $B'C'D + (B+C+D)' + B'C'D'E$

b.  $AB + (AC)' + (AB+C)$

c.  $A'B'C' + A'BC' + AB'C' + ABC'$

d.  $AB + (AC)' + AB'C$

10. For the given Boolean function  $F = xy'z + x'y'z + w'xy + wx'y + wxy$

a. Draw the logic diagram

b. Simplify the function to minimal literals using Boolean algebra.

11. Obtain the Dual of the following Boolean expressions

a.  $AB'C + AB'D + A'B'$

b.  $A'B'C + ABC' + A'B'C'D$

12. State and prove the following Boolean laws:

a. Commutative

b. Associative

c. Distributive

13. Find the complement of the following Boolean functions and reduce them to

Minimum number of literals:

a.  $(bc' + a'd)(ab' + cd')$

b.  $b'd + a'bc' + acd + a'bc$

c. Which gate can be used as parity checker? Why?

14. a. Simplify the following Boolean functions to minimum number of literals:

i.  $(a + b)'(a' + b)'$

ii.  $y(wz' + wz) + xy$

b. Prove that AND-OR network is equivalent to NAND-NAND network.

c. State Duality theorem. List Boolean laws and their Duals.

15.a.State Duality theorem. List Boolean laws and their Duals.

b.Simplify the following Boolean functions to minimum number of literals:

i. $F = ABC + ABC' + A'B$

ii. $F = (A+B)' (A'+B')$

c.Realize XOR gate using minimum number of NAND gates

17. a.State and prove Boolean laws related to OR, AND, NOT gates

b.Given Boolean expression  $AB'+A'B = C$ . Show that  $AC'+A'C = B$ .

c.Prove that OR-AND network is equivalent to NOR-NOR network.

## **UNIT - II**

18. Implement the following functions using appropriate DECODER

a. $F1 = \sum m(2,4,6,8,12)$

b. $F2 = \sum m(1,3,6,7,9,10)$

c. $F3 = \sum m(1,3,4,5,6,9,12,14)$

d. $F4 = \sum m(2,4,8)$

19. Prove the following identities by writing the truth tables for both sides:

a. $X.(Y + Z) = (X.Y) +(X .Z)$

b. $(X.Y.Z)' = X' + Y' +Z'$

c. $X.(X +Y) = X$

d. $X + X'Y = X + Y$

20. Define the following terms

a. Boolean function

b. Sum of products form

c. Product of sum form

d. Dont care conditions

1. (a) Write short note on prime implicant chart.

(b) Minimize following function using Tabular minimization.

$$F(A, B, C, D) = \sum m(6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15).$$

2.(a) Design a logic circuit Using minimum number of Basic gates for the following Boolean expression.

$$F = (\overline{A}BC\overline{D}) + (\overline{A}B\overline{C}D) + (\overline{A}B\overline{C}\overline{D}) + (\overline{A}BCD) + (\overline{A}B\overline{C}D) + (\overline{A}B\overline{C}\overline{D}) + (\overline{A}BC\overline{D}) + (\overline{A}B\overline{C}D) + (\overline{A}B\overline{C}\overline{D}) + (\overline{A}BCD) + (\overline{A}B\overline{C}D) + (\overline{A}B\overline{C}\overline{D})$$

(b) Reduce the following expression using Karnaugh map.  $(B' A' + A' B + AB')$

(c) Find the out put of a four variable K-map, when all the cells are filled with logic LOW.

3.(a) Simplify the Boolean function using K-map

$$F = \sum m(0, 1, 2, 4, 7, 8, 12, 14, 15, 16, 17, 18, 20, 24, 28, 30, 31) [10]$$

(b) Simplify the Boolean expression using K-map

$$F = (\overline{A}) + (AB) + (AB\overline{D}) + (A\overline{B}\overline{D}) + (C)$$

4.(a) Reduce the following function using K- map and implement it in AOI logic as well as NOR logic  $F = \sum M(0, 1, 2, 3, 4, 7)$

(b) What do you mean by K-map? Name its advantages and disadvantages

5.(a) Reduce the following function using K- map and implement it in AOI logic as well as NOR logic  $F = \sum M(0, 1, 2, 3, 4, 7)$

(b) What do you mean by K-map? Name its advantages and disadvantages

6.For the truth table given below , find the minimal expression for the out put (Y) using K-map

A	B	C	D	Y		A	B	C	D	Y		A	B	C	D	Y
0	0	0	0	1		0	1	1	0	1		1	0	1	1	0
0	0	0	1	0		0	1	1	1	0		1	1	0	0	1
0	0	1	0	1		1	0	0	0	0		1	1	0	1	0
0	0	1	1	0		1	0	0	1	1		1	1	1	0	1
0	1	0	0	1		1	0	1	0	0		1	1	1	1	0
0	1	0	1	1												

b) Expand  $A+BC'+ABD'+ABCD$  to Minterms and Max terms.

7.(a) What is a cell of a K-map? What is meant by pair, a quad, and an octet of a map and how many variables are eliminated?

(b) Reduce the following function using K- map and implement it using NAND

$$\text{Logic. } F = \sum m(0, 2, 3, 4, 5, 6, )$$

8.(a) What do you mean by don't care combinations?

(b) What you mean by min terms and max terms of Boolean expressions.

(c) Simplify the Boolean function using K-map

$$F = \sum m(0, 1, 3, 4, 5, 6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

9.(a) What are the advantages of Tabulation method over K-map?

(b) Simplify the following Boolean function using Tabulation method.


$$Y(A,B,C,D) = \sum(2,3,5,7,8,10,12,13)$$

10. Simplify the following Boolean expressions using K-map and implement them using NOR gates:

(a)  $F(ABCD) = AB'C' + AC + A'CD'$

(b)  $F(WXYZ) = W'X'Y'Z' + WXY'Z' + W'X'YZ + WXYZ$

1. Explain the type of Hazard if any in the EXCLUSIVE - OR circuit made by five NAND gates and the EXCLUSIVE ?OR circuit made by four NAND gates as shown in figure have any static Hazard or Dynamic Hazard?



2. A circuit receives a 4-bit Excess-3 code. Design a minimal circuit to detect the decimal numbers 0, 1, 4, 6, 7 and 8.

3. (a) Implement the following Boolean function using a 8:1 multiplexer considering 'C' as the input and A,B,C as selection lines.  $F(ABCD) = AB' + BD + B'CD'$

(b) Draw the Gate level diagram of a Decimal to BCD encoder.

4. (a) Design a Excess-3 adder using 4-bit parallel binary adder and logic gates.

(b) Draw the logic diagram of a single bit comparator

5. (a) Design a combinational logic to subtract one bit from the other. Draw the logic diagram using NAND and NOR gates.

(b) Explain the working of a serial adder

6.(a) Implement the following multiple output combinational logic using a 4 line to 16 line Decoder

$$Y1 = A'B'C'D' + A'B'CD + A'B'CD' + A'BCD' + AB'CD' + AB'CD$$

$$Y2 = A'B'C'D + A'BC'D' + A'BC'D + ABC'D$$

$$Y3 = A'BCD + ABCD' + ABCD$$

(b) Explain the terms Multiplexing and De multiplexing.

7. A combinational circuit is defined by the following three functions

$$F1 = x'y' + xyz' \quad F2 = x'y \quad F3 = xy + x'y'$$

Design the circuit with a decoder and external gates.

8. (a) Design 4-bit odd parity generator. Mention truth table.

(b) Using 4 MSI circuits construct a binary parallel adder to add two 16-bit binary numbers. Label all carries between the MSI circuits.

9. (a) Implement the following Boolean functions using decoder and OR gates:

$$F1(A,B,C,D) = \sum(2,4,7,9)$$

$$F2(A,B,C,D) = \sum(10,13,14,15)$$

10.(a) What is decoder? Construct 3\*8 decoder using logic gates and truth table.

(b) What is Encoder? Design Octal to Binary Encoder.

### **UNIT- III**

1. Classify the required circuits into synchronous, asynchronous, pulse mode with suitable examples.
2. Draw the circuit of JK master slave flip-flop with active high clear & active low preset & explain.
3. Draw the circuit of master slave RS flip-flop & explain its operation with the help of truth table.
4. Discuss the disadvantages due to level triggering.
5. Convert T flip-flop to D flip-flop.
6. What is the advantage of choosing D flip flop in sequential circuits. Explain with an example.

### **UNIT- IV**

7. Compare synchronous & asynchronous circuits
8. Using a shift register how do you obtain a circular shift.
9. Design & implement 2 bit comparator using logic gates.
10. Draw the block diagram of a 4-bit serial adder & explain its operation.
11. Design of MOD- N Synchronuous Counter.
12. Design ripple and Johnson ring counter.

### **UNIT- V**

1. Draw the diagram of melay type FSM for serial adder..



2. Draw the circuit for moore type ASM
3. Distinguish between mela&moore machines
4. Explain merger chart methods of minimal convertible.
5. A clocked sequential circuit is provided with a single input x & single output z. Whenever the input produces a string of pulses 111 or 000 & at the end of the sequence it produces an output z=1 & overlapping is allowed. Obtain state diagram.
6. Explain the following related to sequential circuits with suitable examples. State diagram.
7. Design a sequence detector that detects the overlapping sequence of 011010 using T flip flops.
8. Obtain the state table & state diagram for a sequence detector to recognize the occurrence of sequence bits 110 & 001.
9. Design a synchronous sequential circuit that has one input x & one output z. The circuit adds the bits that are coming on the input x & produces the sum bit on the output z. Design such a serial adder circuit using T flip flops.
10. Obtain state table & state diagram for a sequence detector to recognize the occurrence of sequence bits 110 & 001. Design the logic circuit using JK flip flops.
11. Explain in detail block diagram of ASM chart.
12. Show that 8 exit paths in an ASM block emanating from the decision boxes that check the 8 possible binary values of three control variables x, y,z.
13. Explain in detail mela state diagram & ASM chart with an example.
14. Draw the state diagram of sequence detector which is designed to detect the pattern 1001 & allowing the overlapping in the input sequences.
15. Design a sequential logic circuit of a 4 bit counter to start counting from 0000 to 1000 & this process should go on. Draw the ASM chart & design the data processing unit.
16. Design the ASM chart, data path circuit, control circuit using multiplexers for binary multiplier.
17. Design a synchronous sequential circuit which goes through the following states 1,3,5,3,6,1,3,5.
18. Design control circuit for ASM chart using D flip flop & decoder.
19. Draw the portion of an ASM chart that specifies the conditional operation to increment the register R during the state T1 & transfer to the state T2, if control inputs z & y are 1 & 0 respectively.
20. Design a synchronous sequential circuit that works as a decade counter.

## 18. Assignment topics

### UNIT-I

1) (a) Convert the following  $(258)_{10} = ( ? )_2 = ( ? )_8 = ( ? )_{16}$

(b) Generate the hamming code for the data 1011.

2) (a) State and prove the duality theorem.

(b) Reduce the following Boolean expression using theorems.

$$F = A'B'C + ABC + A'BC + ABC' + A'B'C'$$

3) (a)  $11011 + 101101$

(b)  $101011 - 110011$  using 2's complement

4) What are Universal Gates? Realize all the logic gates using NAND.

5) A receiver with even parity Hamming code is received the data as 101110110100.

Determine the correct code and what is the original message.

6) (a) Convert the following into canonical form  $F = A'B + C$

(b) Reduce the following Boolean expression using theorems.

$$F = [A + (BC)']' + (AB' + ABC)$$

7) (a) Convert the following  $(527)_{10} = ( ? )_{\text{Gray}} = ( ? )_{\text{BCD}} = ( ? )_{\text{XS-3}}$

(b) Generate the hamming code for the data 1101.

8) What are universal gates? Realize all logic gates using NOR Gates.

### UNIT-II

1). Simplify the following expressions using K-Map and realize with NAND gates.  $F = \pi M(1, 2, 3, 8, 9, 10, 11, 14)$ .  $\pi d(7, 15)$

2). Design the logic circuit that converts 4 bit binary data to gray code.

3) Simplify the following expressions using K-Map and realize with NAND gates.

$$F = \sum m(0, 2, 5, 9, 15) + \sum d(6, 7, 8, 10, 12, 13)$$

4) Implement the following using 8X1 MUX.  $F = (0, 1, 3, 4, 6, 8, 15)$

5) Simplify the following expressions using K-Map and realize with NOR gates.  $F = AB'C + A'B'C + A'BC + AB'C' + A'B'C'$ .

6) Design and explain 3 to 8 decoder.

7) Minimize the following function using tabular method and find the essentials.

8) Realize 16X1 MUX using two 4X 1 MUX.

### UNIT-III

1. What is the drawback of JK Flip Flop. How is it eliminated in Master Slave J-K Flip-Flop. Explain with state diagram and characteristic table.

2. Write the differences between synchronous and asynchronous counters.

3. Convert JK Flip Flop to D Flip Flop and T Flip Flop.

4. Differentiate between latch and flip-flop.

5. Define: characteristics table, excitation table, race around condition.

6. Compare combinational and sequential circuit from all aspects.

### UNIT-IV

1. Design a modulo - 10 ripple counter and explain its timing diagram.

2. Design a Mod-6 asynchronous counter using J-K Flip Flops.

3. Differentiate between Combinational and Sequential Circuits with examples.

4. Design a Decade counter using SR Flip Flops.

### Unit – V

1. Differentiate between Mealy and Moore machine with examples.

2. Find the equivalence partition and reduced table for the given state machine.

P.S	N.S. , O/P	
	X = 0	X = 1
A	B,0	E,0
B	E,0	D,0
C	D,1	A,0
D	B,1	E,0
E	C,0	D,0

3. Find the minimal cover table for the given machine using Merger graph.

P.S	N.S,Z			
	00	01	11	10
A	A,0	--,--	E,--	B,1
B	E, --	C,1	B,--	--,--
C	--,--	B,0	--,1	D,0
D	A,0	--,--	F,1	B,--
E	B,0	--,--	B,0	--,--

<b>F</b>	<b>--,--</b>	<b>C,1</b>	<b>--,0</b>	<b>C,1</b>
----------	--------------	------------	-------------	------------

4. Convert the following Mealy machine into a corresponding Moore machine.

state table is given. prepare examples

5. What are the capabilities and limitations of FSMs?

6. Construct the compatibility graph and obtain the minimal cover table for given machine.

<b>PS</b>	<b>NS,Z</b>	
	<b>X<sub>1</sub></b>	<b>X<sub>2</sub></b>
<b>A</b>	<b>--,--</b>	<b>F,0</b>
<b>B</b>	<b>B,0</b>	<b>C,0</b>
<b>C</b>	<b>E,0</b>	<b>A,1</b>
<b>D</b>	<b>B,0</b>	<b>D,0</b>
<b>E</b>	<b>F,1</b>	<b>D,0</b>
<b>F</b>	<b>A,0</b>	<b>--,--</b>

7. Obtain set of maximal compatibles for machine shown using Merger table.

<b>PS</b>	<b>NS,Z</b>	
	<b>X<sub>1</sub></b>	<b>X<sub>2</sub></b>
<b>A</b>	<b>E,0</b>	<b>B,0</b>
<b>B</b>	<b>F,0</b>	<b>A,0</b>
<b>C</b>	<b>E,-</b>	<b>C,0</b>
<b>D</b>	<b>F,1</b>	<b>D,0</b>
<b>E</b>	<b>C,1</b>	<b>C,0</b>
<b>F</b>	<b>D,-</b>	<b>B,0</b>

8. Draw and explain an ASM chart of a binary multiplier.

9. Draw an ASM chart and state table for 2 bit UP/DOWN Counter having control input M, if M = 1; UP Counting & M = 0; DOWN Counting. The circuit has to generate output 1 whenever the count becomes minimum or maximum.

10. What are the salient features of an ASM chart.

11. What are the notations used in the ASM Chart.

## 19. Unit-wise quiz questions and long answer questions

Code No: 54010

Set No. 1

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

II B.Tech. II Sem., I Mid-Term Examinations, February – 2013

SWITCHING THEORY AND LOGIC DESIGN

Objective Exam

Name:

Hall Ticket No.

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

### I Choose the correct alternative:

- 1) When two  $n$  bit binary numbers are added, the sum will contain at the most [     ]  
A)  $n$  bits                      B)  $n-1$  bits                      C)  $n+2$  bits                      D)  $n+n$  bits
- 2) In a digital system performance accuracy depends on [     ]  
A) nature of devices used      B) number of gates      C) word length                      D) propagation delay
- 3) The minimum number of bits required to represent negative numbers in the range of -1 to -11 using 2's complement arithmetic is [     ]  
A) 2                                  B) 3                                  C) 4                                  D) 5
- 4) What is the minimum number of NOR gates required to realize an X-OR gating [     ]  
A) 3                                  B) 4                                  C) 5                                  D) 6
- 5) The code used for labeling cells of the K-map is [     ]  
A) natural BCD                      B) Hexadecimal                      C) Gray                                  D) Octal
- 6) Each term in the standard SOP form is called a [     ]  
A) minterm                                  B) maxterm                                  C) don't care                                  D) literal
- 7) The implicants which will definitely occur in the final expression are called [     ]  
A) prime implicants                      B) essential prime implicants  
C) selective prime implicants                      D) redundant prime implicants
- 8) The NOR – NOR realization is equivalent to [     ]  
A) AND – OR realization                      B) NOT – AND realization  
C) OR – NOT realization                      D) OR – AND realization
- 9) In which of the following adder circuits is the carry ripple delay eliminated? [     ]  
A) half – adder                      B) full – adder                      C) parallel adder                      D) carry-look-ahead adder
- 10) A serial adder requires only one [     ]  
A) half – adder                      B) full – adder                      C) counter                                  D) multiplexer

Cont.....2

**Code No: 54010**

**:2:**

**Set No. 1**

**II Fill in the blanks:**

- 11) Cyclic codes are also called \_\_\_\_\_ codes
- 12) \_\_\_\_\_ parity is used more often than \_\_\_\_\_ parity
- 13) \_\_\_\_\_ gate is called an equality detector
- 14) A logic expression form most suitable for realization using only NAND gates is \_\_\_\_\_
- 15) The interconnection of gates to perform a variety of logical operations is called \_\_\_\_\_
- 16) An 8 square is called \_\_\_\_\_
- 17) The cost of a circuit is measured in terms of \_\_\_\_\_
- 18) A decoder with 64 output lines has \_\_\_\_\_ select lines
- 19) A \_\_\_\_\_ identifies or recognizes or detects a particular code
- 20) A 4 – variable logic expression can be realized using a single \_\_\_\_\_ multiplexer

-oOo-

Code No: 54010

Set No. 1

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

II B.Tech. II Sem., II Mid-Term Examinations, April - 2013

SWITCHING THEORY AND LOGIC DESIGN

Objective Exam

Name:

Hall Ticket No.

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

**I Choose the correct alternative:**

- 1) The ROM programmed during manufacturing process itself is called [ ]  
A) MROM            B) PROM            C) EPROM            D) EEPROM
- 2) The data bus width of a ROM of size 2048 x 8 bits is [ ]  
A) 8                    B) 10                    C) 12                    D) 16
- 3) A combinational PLD with a programmable AND array and a programmable OR array is [ ]  
A) PLD                B) PROM                C) PAL                D) PLA
- 4) Which of the following flip flop is used as a latch? [ ]  
A) J-K flip flop      B) Master-slave flip flop    C) T flip flop      D) D flip flop
- 5) The race around condition occurs in a J-K flip flop when [ ]  
A) both inputs are 0                    B) both inputs are 1  
C) the inputs are complementary      D) any one of the above
- 6) An ASM chart consists of [ ]  
A) state boxes                            B) decision boxes  
C) decision and conditional output boxes    D) state, decision and conditional output boxes
- 7) An algorithmic state machine is the same as [ ]  
A) synchronous sequential circuit      B) clocked sequential circuit  
C) finite state machine                    D) all of the above
- 8) Moore type of outputs are [ ]  
A) independent of inputs                    B) dependent only on the inputs  
C) dependent on present state and inputs    D) dependent on hardware used for implementation
- 9) A synchronous sequential circuit can be described by [ ]  
A) a state diagram    B) a state table      C) an ASM chart      D) any one of the above
- 10) A state box in an ASM chart [ ]  
A) is included only in one ASM block      B) is not included in any ASM block  
C) may be included in any no. of ASM blocks    D) may be shared by two ASM blocks

Cont.....2

II Fill in the blanks:

- 11) A  $32 \times 10$  ROM contains a \_\_\_\_\_ decoder
- 12) \_\_\_\_\_ functions can be realized using a single threshold gate
- 13) In a \_\_\_\_\_ shift register data is fed in parallel form but shifted out in serial form
- 14) Synchronous counters are \_\_\_\_\_ counters and hence are fast
- 15) A \_\_\_\_\_ counter does not utilize all the possible states
- 16) If the outputs of two states are different after P-state conditions, they are said to be \_\_\_\_\_
- 17) The sequential circuit in which the output depends only on the present state of the flip flops is called a \_\_\_\_\_ circuit
- 18) A sequential machine is another name of \_\_\_\_\_
- 19) The merger table method of state reduction is also called \_\_\_\_\_ method or \_\_\_\_\_ method
- 20) Each vertex in the subgraph belongs to \_\_\_\_\_

-oOo-





Code No: 54010

:2:

Set No. 1

**II Fill in the blanks:**

11. In b's complement method, the carry is \_\_\_\_\_ and in(b-1)'s complement method the carry is \_\_\_\_\_
12. The MSB of a binary number has a weight of 512,the number consists of \_\_\_\_\_ bits.
13. \_\_\_\_\_ are codes which represent letters of the alphabets and decimal numbers as a sequence of 0s and 1s.
14. The interconnection of gates to perform a variety of logical operations is called \_\_\_\_\_
15. The NOR gate can function as a NOT gate if \_\_\_\_\_
16. The implicants which will definitely occur in the final expression are called \_\_\_\_\_.
17. The prime implicant mode of a bunch of 0s is called a \_\_\_\_\_.
18. \_\_\_\_\_ is a process of converting familiar numbers or symbols into a coded format.
19. A decoder with 64 output lines has \_\_\_\_\_ select lines.
20. A decimal – to – BCD encoder is a \_\_\_\_\_ line to \_\_\_\_\_ line encoder.

-oOo-

Code No: 54010

Set No. 1

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

II B.Tech. II Sem., II Mid-Term Examinations, April - 2012

SWITCHING THEORY AND LOGIC DESIGN

Objective Exam

Name:

Hall Ticket No.

						A				
--	--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

**I Choose the correct alternative:**

1. The ROM programmed during manufacturing process itself is called [     ]  
a)MROM                    (b) PROM                    (c) EPROM                    (d) EEPROM
2. A memory in which the contents get erased when power failure occurs is [     ]  
a)EAROM                    (b) PROM                    (c) ROM                    (d) RAM
3. A single literal term in SOP expression [     ]  
a)Requires an inverter for PLA implementation  
b)Requires an AND gate for PLA implementation  
c)Doesn't requires an AND gate for PLA implementation  
d) Doesn't requires an inverter for PLA implementation
4. When an inverter is placed between the inputs of an S – R flip – flop, the resulting flip – flop is a [     ]  
a)J - K flip - flop                    (b) Master - slave flip - flop                    (c)T flip - flop                    (d) D flip - flop
5. Flip – flops can be used to make [     ]  
a)Latches                    (b) Bounce – elimination switches                    (c) Registers                    (d) All of the above
6. The output of a clocked sequential circuit is independent of the input. The circuit can be represented by [     ]  
a)Mealy model                    (b) Moore model  
c)Either Mealy or Moore model                    (d) Neither Mealy or Moore model
7. For designing a finite state machine k – maps can be used for minimizing the [     ]  
a)Excitation expressions of flip - flops                    (b) Number of flip flops  
c)Output logic expressions                    (d) Excitation and output logic expressions
8. While constructing a state diagram of sequential circuit from the set of given statements [     ]  
a)A minimum number of states must only be used                    b)Redundant states may be used  
c)Redundant states must be avoided                    d)None of the above
9. An ASM chart consists of [     ]  
a)Only state boxes                    (b) only decision boxes  
c)Only decision and conditional output boxes                    (d) All the above.
10. Moore type outputs are [     ]  
a)Independent of the inputs                    b)Dependent only on the inputs  
c)Dependent on present state and inputs                    d)Any one of the above

Cont.....2

**II Fill in the blanks:**

11. In a positive unite function all the variables are only in \_\_\_\_\_ form.
12. \_\_\_\_\_ functions cannot be realized using a single threshold gate.
13. Master – slave configuration is used in J-K flip – flops to eliminate \_\_\_\_\_.
14. A \_\_\_\_\_ ring counter requires no decoding circuitry.
15. The process of assigning the states of a physical device to the states of a sequential machine is known as \_\_\_\_\_.
16. The merger table method of state reduction is also called \_\_\_\_\_ method or \_\_\_\_\_ method.
17. A table which consists of the states of a minimal state machine is called a \_\_\_\_\_.
18. The data processing path is commonly referred to as the \_\_\_\_\_ paths.
19. \_\_\_\_\_ type of outputs are referred to as unconditional outputs.
20. A path through an ASM block from entry to exit is referred to as a \_\_\_\_\_.

-oOo-

**20. Tutorial Problems:****TUTORIAL-I****Converting from binary, hexadecimal and octal to decimal****binary<sub>2</sub> -> decimal**1101<sub>2</sub> -> decimal

First write 2 to the power of the numbers 0,1,2,3,...

$$2^3 \ 2^2 \ 2^1 \ 2^0$$

Now change them to their real values.

8 4 2 1

Now put the binary number underneath the other numbers and multiply the top number by the number beneath it and put the answer underneath the other 2 with + between each number and add the bottom row together to get your final answer.

8 4 2 1

1 1 0 1

$$8+4+0+1 = 13$$

$$1101_2 \rightarrow 13$$

### **hexadecimal<sub>16</sub> -> decimal**

Once again you use 16 instead of 2.

1F<sub>16</sub> -> decimal

16<sup>1</sup> 16<sup>0</sup>

16 1

1 F

$$16+F = 16 + 15 = 31$$

$$1F_{16} \rightarrow 31$$

### **octal<sub>8</sub> -> decimal**

25<sub>8</sub> -> decimal

8<sup>1</sup> 8<sup>0</sup>

8 1

2 5

$$16+5 = 21$$

$$15_8 \rightarrow 21$$

## **TUTORIAL - II**

### **Subtracting the numbers using two's complement**

The most common way of subtracting binary numbers is done by first taking the second value (the number to be subtracted) and apply what is known as **two's complement**, this is done in two steps:

1. complement each digit in turn (change 1 for 0 and 0 for 1).
2. add 1 (one) to the result.

**note:** the first step by itself is known as **one's complement**.

By applying these steps you are effectively turning the value into a negative number, and as when dealing with decimal numbers, if you add a negative number to a positive number then you are effectively subtracting to the same value.

In other words  $25 + (-8) = 17$ , which is the same as writing  $25 - 8 = 17$ .

An example, let's do the following subtraction **11101011 - 01100110** ( $235_{10} - 102_{10}$ )

**NOTE:** When subtracting binary values it is important to maintain the same amount of digits for each number, even if it means placing zeroes to the left of the value to make up the digits, for instance, in our example we have added a zero to the left of the value **1100110** to make the amount of numerals up to 8 (one byte) **01100110**.

First we apply two's complement to 01100110

```
Step 1  01100110  — (reverse zeroes and ones)
        10011001
                                     (c) Helpwithpcs.com

Step 2  10011001
        + 1 — (take result and add 1)
        10011010
```

which gives us **10011010**.

Now we need to add **11101011 + 10011010**, however when you do the addition you always disregard the last carry, so our example would be:

```
      11101011
      + 10011010
      -----
      10000101
      iiiiii 1
  ignore the last carry → (c) Helpwithpcs.com
```

which gives us **10000101**, now we can convert this value into decimal, which gives **133<sub>10</sub>**

So the full calculation in decimal is  $235_{10} - 102_{10} = 133_{10}$  (correct !!)

## Binary multiplication

Example 1

<b>Base 2 Place</b>	$2^3$	$2^2$	$2^1$	$2^0$	
			1	1	3
	x		1	1	x 3
<b>Carry</b>	1	1	1	1	9
			1	1	
	1	0	0	1	

Example 2

<b>Base 2 Place</b>	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$		
			1	0	0	1	9
			x		1	0	x 2
<b>Carry</b>			0	0	0	0	18
			1	0	0	1	
	1	0	0	1	0		

Example 3

<b>Base 2 Place</b>	$2^5$	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$		
				1	0	1	1	11
				x		1	1	x 3
<b>Carry</b>	1	1	1	1	0	1	1	33
				1	0	1	1	
	1	0	0	0	0	1		

## TUTORIAL - III

### Subtracting the numbers using 9's complement & 10's complement

To subtract a decimal number  $y$  from another number  $x$  using the method of complements, the ten's complement of  $y$  (nines' complement plus 1) is added to  $x$ . Typically, the nines' complement of  $y$  is first obtained by determining the complement of each digit. The complement of a decimal digit in the nines' complement system is the number that must be added to it to produce 9. The complement of 3 is 6, the complement of 7 is 2, and so on. Given a subtraction problem:

$$\begin{array}{r}
 873 \text{ (x)} \\
 - 218 \text{ (y)}
 \end{array}$$

The nines' complement of  $y$  (218) is 781. In this case, because  $y$  is three digits long, this is the same as subtracting  $y$  from 999.

Next, the sum of  $x$ , the nines' complement of  $y$ , and 1 is taken:

$$\begin{array}{r}
 873 \text{ (x)} \\
 + 781 \text{ (nines' complement of y)} \\
 \hline
 1654 \\
 - 1000 \text{ (y + nines' complement of y + 1) or (y + tens' complement of y)} \\
 \hline
 654
 \end{array}$$

The first "1" digit is then dropped, in an effort to keep the same digits as the original, giving 654. This is not yet correct. We have essentially added 999 to the equation in the first step. Then we remove 1000 when we drop the first 1 in the answer (above) this will make the answer we get one less than the correct answer. To fix this, we must add 1 to the answer.

$$\begin{array}{r}
 654 \\
 + 1 \\
 \hline
 655
 \end{array}$$

Adding a 1 gives 655, the correct answer.

If the subtrahend has fewer digits than the minuend, leading zeros must be added which will become leading nines when the complement is taken. For example:

$$\begin{array}{r}
 48032 \text{ (x)} \\
 - 391 \text{ (y)}
 \end{array}$$



becomes the sum:

$$\begin{array}{r} 48032 \text{ (x)} \\ + 99608 \text{ (nines' complement of y)} \\ \hline \hline 147640 \end{array}$$

Dropping the "1" yields 47640, and adding the dropped "1" to 47640 gives the answer: 47641.

### **Binary addition**

Adding binary numbers is a very simple task, and very similar to the longhand addition of decimal numbers. As with decimal numbers, you start by adding the bits (digits) one column, or place weight, at a time, from right to left. Unlike decimal addition, there is little to memorize in the way of rules for the addition of binary bits:

$$0 + 0 = 0$$

$$1 + 0 = 1$$

$$0 + 1 = 1$$

$$1 + 1 = 10$$

$$1 + 1 + 1 = 11$$

Just as with decimal addition, when the sum in one column is a two-bit (two-digit) number, the least significant figure is written as part of the total sum and the most significant figure is "carried" to the next left column. Consider the following examples:

$$\begin{array}{r} . \qquad \qquad \qquad 11 \ 1 \text{ <--- Carry bits -----> } 11 \\ . \ 1001101 \qquad \qquad 1001001 \qquad \qquad 1000111 \end{array}$$

. + 0010010	+ 0011001	+ 0010110
. -----	--- -----	-----
. 1011111	1100010	1011101

The addition problem on the left did not require any bits to be carried, since the sum of bits in each column was either 1 or 0, not 10 or 11. In the other two problems, there definitely were bits to be carried, but the process of addition is still quite simple.

### TUTORIAL-IV

#### Digital logic gates

**Digital logic gates**, which are also known as combinational logic gates or simply 'logic gates', are digital IC's whose output at any time is determined by the states of its inputs at that time. Since logic gates are digital IC's, their input and output signals can only be in one of two possible digital states, i.e., logic '0' or logic '1'. Thus, the logic state in which the output of a logic gate will be put in depends on the logic states of each of its individual inputs.

The primary application of logic gates is to implement 'logic' in the flow of digital signals in a digital circuit. Logic in its ordinary sense is defined as a branch of philosophy that deals with what is true and false, based on what other things are true and false. This essentially is the function of logic gates in digital circuits - to determine which outputs will be true or false, given a set of inputs that can either be true (logic '1') or false (logic '0').

The response output (usually denoted by Q) of a logic gate to any combination of inputs may be tabulated into what is known as a truth table. A truth table shows each possible combination of inputs to a logic gate and the combination's corresponding output. Table 1, which describes the various types of logic gates, provides a truth table for each of them as well.

Interestingly, the operation of logic gates in relation to one another may be represented and analyzed using a branch of mathematics called **Boolean Algebra** which, like the common algebra, deals with manipulation of expressions to solve or simplify equations. Expressions used in Boolean Algebra are called, well, Boolean expressions.

**Table 1.** Logic Gates and their Properties

Gate	Description	Truth Table															
<b>AND Gate</b>	The AND gate is a logic gate that gives an output of '1' only when all of its inputs are '1'. Thus, its output is '0' whenever at least one of its inputs is '0'. Mathematically, $Q = A \cdot B$ .	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Output Q</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	Output Q	0	0	0	0	1	0	1	0	0	1	1	1
		A	B	Output Q													
		0	0	0													
		0	1	0													
		1	0	0													
1	1	1															
<b>OR Gate</b>	The OR gate is a logic gate that gives an output of '0' only when all of its inputs are '0'. Thus, its output is '1' whenever at least one of its inputs is '1'. Mathematically, $Q = A + B$ .	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Output Q</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	Output Q	0	0	0	0	1	1	1	0	1	1	1	1
		A	B	Output Q													
		0	0	0													
		0	1	1													
		1	0	1													
1	1	1															
<b>NOT Gate</b>	The NOT gate is a logic gate that gives an output that is opposite the state of its input. Mathematically, $Q = \bar{A}$ .	<table border="1"> <thead> <tr> <th>A</th> <th>Output Q</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	Output Q	0	1	1	0									
		A	Output Q														
		0	1														
1	0																
<b>NAND Gate</b>	The NAND gate is an AND gate with a NOT gate at its end. Thus, for the same combination of inputs, the output of a NAND gate will be opposite that of an AND gate. Mathematically, $Q = \overline{A \cdot B}$ .	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Output Q</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	Output Q	0	0	1	0	1	1	1	0	1	1	1	0
		A	B	Output Q													
		0	0	1													
		0	1	1													
		1	0	1													
1	1	0															
<b>NOR Gate</b>	The NOR gate is an OR gate with a NOT gate at its end. Thus, for the same combination of inputs, the output of a NOR gate	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Output Q</th> </tr> </thead> <tbody> </tbody> </table>	A	B	Output Q												
A	B	Output Q															

	will be opposite that of an OR gate. Mathematically, $Q = A + B$ .	0	0	1
		0	1	0
		1	0	0
		1	1	0
<b>EXOR</b> Gate	The EXOR gate (for 'EXclusive OR' gate) is a logic gate that gives an output of '1' when only one of its inputs is '1'.	<b>A</b>	<b>B</b>	<b>Output Q</b>
		0	0	0
		0	1	1
		1	0	1
		1	1	0

There are several kinds of logic gates, each one of which performs a specific function. These are the: 1) AND gate; 2) OR gate; 3) NOT gate; 4) NAND gate; 5) NOR gate; and 6) EXOR gate. Table 1 above presents these and their characteristics.

## TUTORIAL - V

### Minimization of Boolean expressions

$$\begin{aligned}
 1. \quad Z &= f(A,B,C) = \bar{A}\bar{B}\bar{C} + \bar{A}B + AB\bar{C} + AC \\
 &= \bar{A}(B + \bar{B}\bar{C}) + A(C + B\bar{C}) \\
 &= \bar{A}(B + \bar{C}) + A(C + B) \quad \text{from T10b} \\
 &= \bar{A}B + \bar{A}\bar{C} + AC + AB \\
 &= B(\bar{A} + A) + \bar{A}\bar{C} + AC \quad \text{from T9a and T8b} \\
 &= B + \bar{A}\bar{C} + AC
 \end{aligned}$$

$$Z = f(A,B,C,D) = \bar{A}B + B\bar{C} + BC + A\bar{B}\bar{C}$$

$$= \bar{A}B + B(C + \bar{C}) + \bar{C}(B + A\bar{B}) \quad \text{using } B\bar{C} \text{ (twice) T4a}$$

$$= \bar{A}B + B + \bar{C}(B + A) \quad \text{from T9a, T8b and T10b}$$

$$= B(1 + \bar{A}) + B\bar{C} + A\bar{C} \quad \text{from T8a}$$

$$= B + B\bar{C} + A\bar{C} \quad \text{from T8a}$$

$$= B(1 + \bar{C}) + A\bar{C}$$

$$= B + A\bar{C} \quad \text{from T8a}$$

$$2. Z = f(A,B,C,D) = AB\bar{C}\bar{D} + AB\bar{C}D + A\bar{B}\bar{C}D + ABCD + A\bar{B}CD + ABC\bar{D} + A\bar{B}C\bar{D}$$

$$= AB\bar{C} + ABC + A\bar{B}C + A\bar{B}D \quad \text{from T9a and T8b}$$

$$= AB + AC + A\bar{B}D \quad \text{from T9a and T8b}$$

$$= A(B + \bar{B}D) + AC$$

$$= A(B + D) + AC \quad \text{from T10a}$$

$$= AB + AD + AC$$

## Expressing the functions in SOP terms

Two step approach to represent three variables in term of Minterms:-

Step1: Represent the Minterm needs to be considered for the function by '1'

Step2: Take the OR of all Minterms to represent the function.

The Function of Minterms  $F = x'y'z + x'yz' + xy'z + xyz' + xyz$

$$F = x(y + y')(z + z') + yz(x + x') + xy(z + z')$$

$$= xyz + xyz' + xy'z + xy'z' + xyz + x'yz + xyz + xyz'$$

$$= xyz + xyz' + xy'z + xy'z' + x'yz$$

## Expressing the functions in POS terms

Representation of Boolean Function in Product of Maxterms or Canonical Forms

Product of Maxterms can be simply obtained by taking the complement of sum of Minterms from the Truth Table.

$$F1 = (x + y + z)(x + y' + z')(x' + y + z)$$

Example: Represent  $F = x + yz + xy$  in Product of Sum terms

$$F = (x + yz + x)(x + yz + y)$$

$$= (x + yz)(x + y + yz)$$

$$= (x + y)(x + z)(x + y + y)(x + y + z)$$

$$= (x + y)(x + z)(x + y)(x + y + z)$$

$$= (x + y + zz')(x + z + yy')(x + y + z)$$

$$= (x + y + z)(x + y + z')(x + z + y)(x + z + y')(x + y + z)$$

$$= (x + y + z)(x + y + z')(x + y' + z)$$

## TUTORIAL - VI

### Duality principle

**Duality Principle** states that every algebraic expression deducible from the postulates of Boolean algebra remains valid if the operators and identity elements are interchanged.

**Postulates a and b**

Postulate 2	$x + 0 = x$	$x \cdot 1 = x$
-------------	-------------	-----------------

Postulate 3, Commutative	$x + y = y + x$	$xy = yx$
Postulate 4, Distributive	$x(y + z) = xy + xz$	$x + yz = (x + y)z$
Postulate 5	$x + x' = 1$	$x \cdot x' = 0$

### Theorems *a* and *b*

Theore	<i>a</i>	<i>b</i>
Theorem 1	$x + x = x$	$x \cdot x = x$
Theorem 2	$x + 1 = 1$	$x \cdot 0 = 0$
Theorem 3,	$(x')' = x$	
Theorem 4,	$x + (y + z) = (x + y) + z$	$x \cdot (y \cdot z) = (x \cdot y) \cdot z$
Theorem 5,	$(x + y)' = x'y'$	$(x \cdot y)' = x' + y'$
Theorem 6,	$x + xy = x$	$x(x + y) = x$

**Prove:**  $(A \cdot B) \cdot (A + B) = 0$

$$(A \cdot B) \cdot (A + B) = (A \cdot B) \cdot A + (A \cdot B) \cdot B \text{ by distributive postulate}$$

$$= (A \cdot A) \cdot B + A \cdot (B \cdot B) \text{ by Associativity postulate}$$

$$= 0 \cdot B + A \cdot 0 \text{ by Complement postulate}$$

$$= 0 + 0 \text{ by Nullity theorem}$$

$$= 0 \text{ by identity theorem}$$

$$(A \cdot B) \cdot (A + B) = 0$$

**Prove:**  $(A \cdot B) + (A + B) = 1$

$$(A \cdot B) + (A + B) = (A + A + B) \cdot (B + A + B) \text{ by distributivity}$$

$$B \cdot C + A = (B + A) \cdot (C + A) \quad (A \cdot B) + (A + B) = (A + A + B) \cdot (B + B + A) \text{ by associativity postulate}$$

$$= (1 + B) \cdot (1 + A) \text{ by complement postulate}$$

$$= 1 \cdot 1 \text{ by nullity theorem}$$

$$= 1 \text{ by identity theorem}$$

theorem

$$(A \cdot B) + (A + B) = 1$$

Since  $(A \cdot B) \cdot (A + B) = 0$ , and  $(A \cdot B) + (A + B) = 1$ ,

$A \cdot B$  is the complement of  $A + B$ , meaning that  $A \cdot B = (A + B)'$ ;

(note that ' = complement or NOT - double bars don't show in HTML) Thus  $A \cdot B = (A + B)'$ .

The involution theorem states that  $A'' = A$ . Thus by the involution theorem,  $(A + B)'' = A + B$ . This proves DeMorgan's Theorem (b).

DeMorgan's Theorem (a) may be proven using a similar approach.

### Proof of Theorem 6(a)

$$x + xy = x$$

$$x + xy = x \cdot 1 + xy = x(y+1) = x \cdot 1 = x$$

### Proof of Theorem 6(b)

$$x(x+y) = x \text{ By duality}$$

## TUTORIAL-VIII

### Obtaining simplified expression in SOP terms

#### K-Maps for Sum of Products (SOP)

Consider the Canonical SOP expression  $F(X, Y, Z) = X' \cdot Y \cdot Z + X \cdot Y' \cdot Z + X \cdot Y \cdot Z' + X \cdot Y \cdot Z$ .

The first step in using K-Maps to simplify this expression is to use the SOP numbering to represent these as 0's and 1's. The negated variable is written as a 0, the plain as a 1. Thus, this function is represented as 011, 101, 110, and 111.


		XY			
		00	01	11	10
Z	0			1	
	1		1	1	1

Place a 1 in each of the squares with the "coordinates" given in the list above. In the K-Map at left, the entry in the top



row corresponds to 110 and the entries in the bottom row correspond to 011, 111, and 101 respectively. Remember that we do not write the 0's when we are simplifying expressions in SOP form.


The next step is to notice the physical adjacencies. We group adjacent 1's into "rectangular" groupings of 2, 4, or 8 boxes. Here there are no groupings of 4 boxes in the form of a rectangle, so we group by two's. There are three such groupings, labeled A, B, and C.



The grouping labeled A represents the product term  $XY$ . The B group represents the product term  $YZ$  and the C group represents the product term  $XZ$ . Examine the B grouping: it has 011 and 111. In this we have Y and Z staying the same and X having both values; thus the product

term  $YZ$ . This function is  $X \cdot Y + X \cdot Z + Y \cdot Z$ .

the next example is to simplify  $F(A, B, C) = \Pi(3, 5)$ . We shall consider use of K-Maps to simplify POS expressions, but for now the solution is to convert the expression to the SOP form  $F(A, B, C) = \Sigma(0, 1, 2, 4, 6, 7)$ . We could write each of the six product terms, but the easiest solution is to write the numbers as binary: 000, 001, 010, 100, 110, and 111.



The top row of the K-Map corresponds to the entries 000, 010, 100, and 110, arranged in the order 000, 010, 110, and 100 to preserve logical adjacency. The bottom row corresponds to the entries 001 and 111. The top row simplifies to  $C'$ .

The first column simplifies to  $A'B'$  and

the third column to  $AB$ . Thus we have  $F(A, B, C) = A' \cdot B' + A \cdot B + C'$ .

We next consider a somewhat offbeat example not in a canonical form.

$$F(W, X, Y, Z) = W' \bullet X' \bullet Y' \bullet Z' + W' \bullet X' \bullet Y' \bullet Z + W \bullet X' \bullet Y'$$

The trouble with K-Maps is that the technique is designed to be used only with expressions in canonical form. In order to use the K-Map method we need to convert the term  $W \bullet X' \bullet Y'$  to its equivalent  $W \bullet X' \bullet Y' \bullet Z' + W \bullet X' \bullet Y' \bullet Z$ , thus obtaining a four-term canonical SOP.

Before actually doing the K-Map, we first apply simple algebraic simplification to F.

$$\begin{aligned} F(W, X, Y, Z) &= W' \bullet X' \bullet Y' \bullet Z' + W' \bullet X' \bullet Y' \bullet Z + W \bullet X' \bullet Y' \\ &= W' \bullet X' \bullet Y' \bullet (Z' + Z) + W \bullet X' \bullet Y' \\ &= W' \bullet X' \bullet Y' + W \bullet X' \bullet Y' \\ &= (W' + W) \bullet X' \bullet Y' = X' \bullet Y' \end{aligned}$$

Now that we see where we need to go with the tool, we draw the four-variable K-Map.

$F(W, X, Y, Z) = W' \bullet X' \bullet Y' \bullet Z' + W' \bullet X' \bullet Y' \bullet Z + W \bullet X' \bullet Y' \bullet Z' + W \bullet X' \bullet Y' \bullet Z$ . Using the SOP encoding method, these are terms 0000, 0001, 1000, and 1001. The K-Map is

		<b>WX</b>			
		00	01	11	10
<b>YZ</b>	00	1			1
	01	1			1
	11				
	10				

The first row in the K-Map represents the entries 0000 and 1000. The second row in the K-Map represents the entries 0001 and 1001. The trick here is to see that the last column is adjacent to the first column. The four cells in the K-Map are thus adjacent and can be grouped into a square. We simplify by noting the values that are constant in the square:  $X = 0$  and  $Y = 0$ .

### Obtaining simplified expression in POS terms

K-Maps for POS

K-Maps for Product of Sums simplification are constructed similarly to those for Sum of Products simplification, except that the POS copy rule must be enforced: 1 for a negated variable and 0 for a non-negated (plain) variable.

As our first example we consider  $F(A, B, C) = \Pi(3, 5) = (A + B' + C') \cdot (A' + B + C')$ . Recall that the term  $(A + B' + C')$  corresponds to 011 and that  $(A' + B + C')$  to 101.

		<b>AB</b>			
		00	01	11	10
<b>C</b>	0				
	1		0		0

This is really somewhat of a trick question used only to illustrate placing of the terms for POS. Place a 0 at each location, rather than the 1 placed for SOP. Note that the two 0's placed are not

adjacent, so we cannot simplify the expression.

For the next example consider  $F_2 = (A + B + C) \cdot (A + B + C') \cdot (A + B' + C) \cdot (A' + B + C)$ . Using the POS copy rule, we translate this to 000, 001, 010, and 100.

Before we attempt to simplify  $F_2$ , we note that it is a very good candidate for simplification. Compare the first term 000 to each of the following three terms. The term 000 differs from the term 001 in exactly one position. The same applies for comparison to the other two terms. Any two terms that differ in exactly one position can be combined in a simplification.

We begin the K-Map for POS simplification by placing a 0 in each of the four positions 000, 001, 010, 100. Noting that 000 is adjacent to 001, just below it, we combine to get 00– or  $(A + B)$ . The term 000 is adjacent to 010 to its right to get 0–0 or  $(A + C)$ .

		<b>AB</b>			
		00	01	11	10
<b>C</b>	0	0			0
	1	0			

The term 000 is adjacent to 100 to its “left” to get –00 or  $(B + C)$ . As a result, we get the simplified form.  $F_2 = (A + B) \cdot (A + C) \cdot (B + C)$

Just for fun, we simplify this expression algebraically, using the derived Boolean identity

$X \bullet X \bullet X = X$  for any Boolean expression  $X$ .

$$\begin{aligned}
 F2 &= (A + B + C) \bullet (A + B + C') \bullet (A + B' + C) \bullet (A' + B + C) \\
 &= (A + B + C) \bullet (A + B + C') \bullet (A + B + C) \bullet (A + B' + C) \bullet (A + B + C) \bullet (A' + B + C) \\
 &= (A + B) \bullet (A + C) \bullet (B + C)
 \end{aligned}$$

It is encouraging that we get the same answer.

We now consider simplification of a POS function specified by a truth table.

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

		AB			
		00	01	11	10
C	0		0	0	
	1				

We plot two 0's for the POS representation of the function – one at 010 and one at 110. The two are combined to get  $\bar{1}0$ , which translates to  $(B' + C)$ .

## More Examples of K-Maps

		$Y_1 Y_0$			
	$X$	00	01	11	10
0		1	1	1	1
1		1	1	1	1

The sample at left, based on an earlier design shows a particularly simple problem. We find that all the entries in the K-Map are covered with a single grouping, thus removing all three

variables. Since the entire K-Map is covered, the simplification is  $F = 1$ .

The K-Map at right shows an example with overlap of two groupings of 1's. All 1's in the map must be covered and some should be covered twice. The top row corresponds to  $X'$ . We then form the 2-by-2 grouping at the right to obtain the term  $Y_1$ . Thus  $F = X' + Y_1$ .

		$Y_1 Y_0$			
	$X$	00	01	11	10
0		1	1	1	1
1				1	1

		$Y_1 Y_0$			
	$X$	00	01	11	10
0			1	1	1
1			1	1	1

There is another simplification that should be considered. This corresponds to two 2-by-2 groupings. The 2-by-2 grouping at the right still corresponds to

$Y_1$ . The new 2-by-2 grouping in the middle gives rise to  $Y_0$ , so we get another simplification  $F = Y_0 + Y_1$ .

We close the discussion of SOP K-Maps with the example at right, which shows that the four corners of the square are adjacent and can be grouped into a 2 by 2 square. This K-Map represents the terms 0000, 0010, 1000, 1010 or  $W' \bullet X' \bullet Y' \bullet Z' + W' \bullet X' \bullet Y \bullet Z' + W \bullet X' \bullet Y' \bullet Z' + W \bullet X' \bullet Y \bullet Z'$ . The values in the square that are constant are  $X = 0$  and  $Z = 0$ , thus the expression simplifies to  $X' \bullet Z'$ .

		WX			
		00	01	11	10
YZ	00	1			1
	01				
	11				
	10	1			1

## TUTORIAL - IX

### Finding prime implicants of Boolean functions and determining the essentials

In Boolean logic, an **implicant** is a "covering" (sum term or product term) of one or more minterms in a sum of products (or maxterms in a product of sums) of a boolean function. Formally, a product term  $P$  in a sum of products is an **implicant** of the Boolean function  $F$  if  $P$  implies  $F$ . More precisely:

$P$  implies  $F$  (and thus is an implicant of  $F$ ) if  $F$  also takes the value 1 whenever  $P$  equals 1.

where

- $F$  is a Boolean function of  $n$  variables.
- $P$  is a product term.

This means that  $P \Rightarrow F$  with respect to the natural ordering of the Boolean space. For instance, the function

$$f(x,y,z,w) = xy + yz + w$$

is implied by  $xy$ , by  $xyz$ , by  $xyzw$ , by  $w$  and many others; these are the implicants of  $f$ .

A **prime implicant** of a function is an implicant that cannot be covered by a more general (more reduced - meaning with fewer literals) implicant. W.V. Quine defined a *prime implicant* of  $F$  to be an implicant that is minimal - that is, if the removal of any literal from  $P$  results in a non-implicant for  $F$ . **Essential prime implicants** are prime implicants that cover an output of the function that no combination of other prime implicants is able to cover.

Using the example above, one can easily see that while  $xy$  (and others) is a prime implicant,  $xyz$  and  $xyzw$  are not. From the latter, multiple literals can be removed to make it prime:

- $x$ ,  $y$  and  $z$  can be removed, yielding  $w$ .
- Alternatively,  $z$  and  $w$  can be removed, yielding  $xy$ .
- Finally,  $x$  and  $w$  can be removed, yielding  $yz$ .

The process of removing literals from a Boolean term is called **expanding** the term. Expanding by one literal doubles the number of input combinations for which the term is true (in binary Boolean algebra). Using the example function above, we may expand  $xyz$  to  $xyzw$  or to  $xyz\bar{w}$  without changing the cover of  $f$ .<sup>[1]</sup>

The sum of all prime implicants of a Boolean function is called the **complete sum** of that function.

### Simplification using Karnaugh maps

A Karnaugh map provides a pictorial method of grouping together expressions with common factors and therefore eliminating unwanted variables. The Karnaugh map can also be described as a special arrangement of a **truth table**.

The diagram below illustrates the correspondence between the Karnaugh map and the truth table for the general case of a two variable problem.

A	B	F
0	0	a
0	1	b
1	0	c
1	1	d

Truth Table.

		A	
		0	1
B	0	a	b
	1	c	d

F.

The values inside the squares are copied from the output column of the truth table, therefore there is one square in the map for every row in the truth table. Around the edge of the Karnaugh map are the values of the two input variable. A is along the top and B is down the left hand side. The diagram below explains this:

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

Truth Table.

		A	
		0	1
B	0	0	1
	1	1	1

F.

The values around the edge of the map can be thought of as coordinates. So as an example, the square on the top right hand corner of the map in the above diagram has coordinates  $A=1$  and  $B=0$ . This square corresponds to the row in the truth table where  $A=1$  and  $B=0$  and  $F=1$ . Note that the value in the F column represents a particular function to which the Karnaugh map corresponds.

### Example 1:

Consider the following map. The function plotted is:  $Z = f(A,B) = A\bar{B} + AB$

		A	
		0	1
B	0		1
	1		1

- Note that values of the input variables form the rows and columns. That is the logic values of the variables A and B (with one denoting true form and zero denoting false form) form the head of the rows and columns respectively.
- Bear in mind that the above map is a one dimensional type which can be used to simplify an expression in two variables.
- There is a two-dimensional map that can be used for up to four variables, and a three-dimensional map for up to six variables.

Using algebraic simplification,

$$Z = A\bar{B} + AB$$

$$Z = A(\bar{B} + B)$$

$$Z = A$$


Variable B becomes redundant due to [Boolean Theorem T9a](#).



Referring to the map above, the two adjacent 1's are grouped together. Through inspection it can be seen that variable B has its true and false form within the group. This eliminates variable B leaving only variable A which only has its true form. The minimised answer therefore is  $Z = A$ .

### Example 2:

Consider the expression  $Z = f(A,B) = \bar{A}\bar{B} + A\bar{B} + \bar{A}B$  plotted on the Karnaugh map:



Pairs of 1's are *grouped* as shown above, and the simplified answer is obtained by using the following steps:

Note that two groups can be formed for the example given above, bearing in mind that the largest rectangular clusters that can be made consist of two 1s. Notice that a 1 can belong to more than one group.

The first group labelled I, consists of two 1s which correspond to  $A = 0, B = 0$  and  $A = 1, B = 0$ . Put in another way, all squares in this example that correspond to the area of the map where  $B = 0$  contains 1s, independent of the value of A. So when  $B = 0$  the output is 1. The expression of the output will contain the term  $\bar{B}$

For group labelled II corresponds to the area of the map where  $A = 0$ . The group can therefore be defined as  $\bar{A}$ . This implies that when  $A = 0$  the output is 1. The output is therefore 1 whenever  $B = 0$  and  $A = 0$

Hence the simplified answer is  $Z = \bar{A} + \bar{B}$

## TUTORIAL-X

		<b>A &gt; B</b>	
		0	1
A	B		
		0	1
	0	0	0
	1	1	0

Equation is  $A > B = A \cdot \bar{B}$

		<b>A &lt; B</b>	
		0	1
A	B		
		0	1
	0	0	1
	1	0	0

Equation is  $A < B = \bar{A} \cdot B$

		<b>A = B</b>	
		0	1
A	B		
		0	1
	0	1	0
	1	0	1

The equation is  $f(A=B) = \bar{A} \cdot \bar{B} + A \cdot B$   
 $= A \text{ XNOR } B$

or we can write the equation for  $f(A=B)$  as  $\overline{A \cdot \bar{B}} + \overline{\bar{A} \cdot B} = \overline{f(A > B) + f(A < B)}$

### 4-Bit magnitude comparator






Fig. 4-17 4-Bit Magnitude Comparator

### BCD adder




**Binary to Gray code converter**



## TUTORIAL-XI

### Design of clocked JK-FF

#### JK Flip-flop



Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to:  $J = S$  and  $K = R$ .

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and  $\bar{Q}$ . This cross coupling of the SR flip-flop allows the previously invalid condition of  $S = "1"$  and  $R = "1"$  state to be used to produce a "toggle action" as the two inputs are now interlocked. If the circuit is "SET" the J input is inhibited by the "0" status of Q through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the "0" status of  $\bar{Q}$  through the upper NAND gate. As Q and  $\bar{Q}$  are always different we can use them to control the input. When both inputs J and K are equal to logic "1", the JK flip-flop toggles as shown in the following truth table.

#### The Truth Table for the JK Function

	J	K	Q	$\bar{Q}$	Description
same as for the SR Latch	0	0	0	0	Memory no change
	0	0	0	1	
	0	1	1	0	Reset $Q \gg 0$
	0	1	0	1	

	1	0	0	1	Set Q » 1
	1	0	1	0	
toggle action	1	1	0	1	Toggle
	1	1	1	0	

Then the JK flip-flop is basically an SR flip-flop with feedback which enables only one of its two input terminals, either SET or RESET to be active at any one time thereby eliminating the invalid condition seen previously in the SR flip-flop circuit. Also when both the J and the K inputs are at logic level "1" at the same time, and the clock input is pulsed either "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visa-versa. This results in the JK flip-flop acting more like a T-type toggle flip-flop when both terminals are HIGH.

Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved **Master-Slave JK Flip-flop** was developed. This eliminates all the timing problems by using two SR flip-flops connected together in series, one for the "Master" circuit, which triggers on the leading edge of the clock pulse and the other, the "Slave" circuit, which triggers on the falling edge of the clock pulse. This results in the two sections, the master section and the slave section being enabled during opposite half-cycles of the clock signal.

The 74LS73 is a Dual JK flip-flop IC, which contains two individual JK type bistable's within a single chip enabling single or master-slave toggle flip-flops to be made. Other JK flip-flop IC's include the 74LS107 Dual JK flip-flop with clear, the 74LS109 Dual positive-edge triggered JK flip-flop and the 74LS112 Dual negative-edge triggered flip-flop with both preset and clear inputs.

**Define between latch and flip-flop, Mention the similarities and differences between them**

## Latches and flip-flops

In the same way that **gates** are the building blocks of **combinatorial circuits**, *latches* and *flip-flops* are the building blocks of sequential circuits.


While gates had to be built directly from transistors, latches can be built from gates, and flip-flops can be built from latches. This fact will make it somewhat easier to understand latches and flip-flops.

Both latches and flip-flops are circuit elements whose output depends not only on the current inputs, but also on previous inputs and outputs. The difference between a latch and a flip-flop is that a latch does not have a *clock signal*, whereas a flip-flop always does.

### Latches

How can we make a circuit out of gates that is not combinatorial? The answer is *feed-back*, which means that we create *loops* in the circuit diagrams so that output values depend, indirectly, on themselves. If such feed-back is *positive* then the circuit tends to have stable states, and if it is *negative* the circuit will tend to oscillate.

A latch has positive feedback. Here is an example of a simple latch:



This latch is called *SR-latch*, which stands for *set* and *reset*.

### Flip-flops


Latches are *asynchronous*, which means that the output changes very soon after the input changes. Most computers today, on the other hand, are



*synchronous*, which means that the outputs of all the sequential circuits change simultaneously to the rhythm of a global *clock signal*.

A *flip-flop* is a synchronous version of the latch. To complicate the situation even more, there are several fundamental types of flip-flops. Here, we shall only consider a type called *master-slave* flip-flop.

In addition to the fundamental types of flip-flops, there are minor variations depending on the number of inputs and how they control the state of the flip-flop. Here, we shall only consider a very simple type of flip-flop called a *D-flip-flop*. A master-slave D-flip-flop is built from two SR-latches and some gates. Here is the circuit diagram:




The leftmost SR-latch is called the *master* and the rightmost is called the *slave*.

### **What is master slave flip flop design a clocked master slave JK flip-flop**

The **Master-Slave Flip-Flop** is basically two gated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse. The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip-flop being connected to the two inputs of the "Slave" flip-flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop as shown below.

## The Master-Slave JK Flip-Flop



The input signals J and K are connected to the gated "master" SR flip-flop which "locks" the input condition while the clock (Clk) input is "HIGH" at logic level "1". As the clock input of the "slave" flip-flop is the inverse (complement) of the "master" clock input, the "slave" SR flip-flop does not toggle. The outputs from the "master" flip-flop are only "seen" by the gated "slave" flip-flop when the clock input goes "LOW" to logic level "0". When the clock is "LOW", the outputs from the "master" flip-flop are latched and any additional changes to its inputs are ignored. The gated "slave" flip-flop now responds to the state of its inputs passed over by the "master" section. Then on the "Low-to-High" transition of the clock pulse the inputs of the "master" flip-flop are fed through to the gated inputs of the "slave" flip-flop and on the "High-to-Low" transition the same inputs are reflected on the output of the "slave" making this type of flip-flop edge or pulse-triggered.

Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data to the output on the falling-edge of the clock signal. In other words, the **Master-Slave JK Flip-flop** is a "Synchronous" device as it only passes data with the timing of the clock signal..

## TUTORIAL-XII

### Morse and Mealy machines and there comparison

#### Objectives

There are two basic ways to design clocked sequential circuits.

These are using:

1. Mealy Machine, which we have seen so far.

## 2. Moore Machine.


The objectives of this lesson  
are:

1. Study Mealy and Moore machines
2. Comparison of the two machine types
3. Timing diagram and state machines

### Mealy Machine

In a Mealy machine, the outputs are a function of the present state and the value of the inputs as shown in Figure 1.

Accordingly, the outputs may change asynchronously in response to any change in the inputs.



**Figure 1: Mealy Type Machine**

### Mealy Machine

In a Moore machine the outputs depend only on the present state as shown in


Figure 2.

A combinational logic block maps the inputs and the current

state into the necessary flip-flop inputs to store the appropriate next state just like Mealy machine.

However, the outputs are computed by a combinational logic block whose inputs are only the flip-flops state outputs.

The outputs change synchronously with the state transition triggered by the active clock edge.



**Figure 2: Moore Type Machine**

### Comparison of the Two Machine Types

Consider a finite state machine that checks for a pattern of '10' and asserts

logic high when it is detected.

The state diagram representations for the Mealy and Moore machines are shown in Figure 3.

The state diagram of the Mealy machine lists the inputs with their associated outputs on state transitions arcs.

The value stated on the arrows for Mealy machine is of the form  $Z_i/X_i$  where

$Z_i$  represents input value and  $X_i$  represents output value.


A Moore machine produces a unique output for every state irrespective of

Inputs.

Accordingly the state diagram of the Moore machine associates the output with the state in the form state-notation/output-value.

The state transition arrows of Moore machine are labeled with the input value that triggers such transition.

Since a Mealy machine associates outputs with transitions, an output sequence can be generated in fewer states using Mealy machine as compared to Moore machine. This was illustrated in the previous example.



**Figure 3: Mealy and Moore State Diagrams for '10' Sequence Detector**

**Procedure of state minimization using merger graph and merger table**

**Example problem**

Design a gated latch circuit with two inputs,  $G$  (gate) and  $D$  (data), and one output  $Q$ . The gated latch is a memory element that accepts the value of  $D$  when  $G = 1$  and retains this value after  $G$  goes to 0. Once  $G = 0$ , a change in  $D$  does not change the value of the output  $Q$ .

**Solution**

**State table**

State	Inputs		Output
	D	G	Q
a	0	1	0
b	1	1	1
c	0	0	0
d	1	0	0
e	1	0	1
f	0	0	1



Primitive Flow table

		<i>DG</i>			
		00	01	11	10
<i>a</i>	<i>c</i> , -	<b>a</b> , 0	<i>b</i> , -	- , -	
<i>b</i>	- , -	<i>a</i> , -	<b>b</b> , 1	<i>e</i> , -	
<i>c</i>	<b>c</b> , 0	<i>a</i> , -	- , -	<i>d</i> , -	
<i>d</i>	<i>c</i> , -	- , -	<i>b</i> , -	<b>d</b> , 0	
<i>e</i>	<i>f</i> , -	- , -	<i>b</i> , -	<b>e</b> , 1	
<i>f</i>	<b>f</b> , 1	<i>a</i> , -	- , -	<i>e</i> , -	

### Informal Merging

	<i>DG</i>			
	00	01	11	10
<i>a, c, d</i>	$\textcircled{c}, 0$	$\textcircled{a}, 0$	<i>b</i> , -	$\textcircled{d}, 0$
<i>b, e, f</i>	$\textcircled{f}, 1$	<i>a</i> , -	$\textcircled{b}, 1$	$\textcircled{e}, 1$

	<i>DG</i>			
	00	01	11	10
<i>a</i>	$\textcircled{a}, 0$	$\textcircled{a}, 0$	<i>b</i> , -	$\textcircled{a}, 0$
<i>b</i>	$\textcircled{b}, 1$	<i>a</i> , -	$\textcircled{b}, 1$	$\textcircled{b}, 1$


(b) Reduced table (two alternatives)

### Formal Merging

#### Compatible Pairs

<i>b</i>		✓			
<i>c</i>		✓	<i>d, e</i> ✗		
<i>d</i>		✓	<i>d, e</i> ✗	✓	
<i>e</i>	<i>c, f</i> ✗		✓	<i>d, e</i> ✗ <i>c, f</i> ✗	✗
<i>f</i>	<i>c, f</i> ✗		✓	✗	<i>d, e</i> ✗ <i>c, f</i> ✗
	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>

Maximal Compatibles




Reduced Table

*DG*

	00	01	11	10
<i>a</i>	$\textcircled{a}, 0$	$\textcircled{a}, 0$	$b, -$	$\textcircled{a}, 0$
<i>b</i>	$\textcircled{b}, 1$	$a, -$	$\textcircled{b}, 1$	$\textcircled{b}, 1$

Logic Diagram



## **Draw the diagram of mealy type FSM for serial adder**

A serial adder is a digital circuit that can add any two arbitrarily large numbers using a single full adder. Just as humans, the serial adder operates on one pair of bits/digits at a time. When you add the two 4–digit numbers 7852 and 1974, for example, you typically start by adding 2 plus 4 equal 6, then 5 plus 7 equal 12 (place 2 and carry the 1), and so on. Similarly, given the two 4–bit numbers 1011 and 0110, the serial adder starts by adding 1 plus 0 equal to 1, and then 1 plus 1 equal to 10 (place 0 and carry the 1), and so on.

For a general demonstration, both a human person and a serial adder follow the same sequential method. Given two 4–figure numbers  $A_3A_2A_1A_0$  and  $B_3B_2B_1B_0$ , we add two figures at a time starting with the least significant pair, and so on. First, we do  $A_0 + B_0 = S_0$ . Second, we do  $A_1 + B_1 + \text{carry} = S_1$ , and so on; where the S figures represent the sum:  $A + B = S$ .

Notice that in the operation  $A_1 + B_1 + \text{carry} = S_1$ , carry is not one of the inputs being added; the inputs being added are  $A_1$  and  $B_1$ . Furthermore, the value of carry does not depend on the inputs  $A_1$  and  $B_1$ . Carry is simply a given condition, the consequence of something that happened in the past; namely,  $A_0 + B_0$ .

Therefore, if we were tasked to “build a circuit that can add any two binary numbers using the sequential method that humans use,” we would treat the carry variable as a state variable. (In computer engineering talk, any circuit with one or more state variables is referred to as a finite state machine.)

Since the carry variable can either be 1 or 0, we say that our circuit will be a two states machine. When the circuit is in the state where carry = 0, the relationship between the inputs A and B and the output S is such that: if AB = 00 then S = 0; if AB = 01 then S = 1; if AB = 10 then S = 1; and if AB = 11 then S = 0. When the circuit is in the state where carry = 1, it also follows that: if AB = 00 then S = 1; if AB = 01 then S = 0; if AB = 10 then S = 0; and if AB = 11 then S = 1. We illustrate these relationships in the state diagram in Figure 1.




Figure 1: *State transition diagram for serial adder FSM*

To present the information in the state diagram in table form, we re-label the carry variable  $Z$  ( $Z$  for carry-out and  $z$  for carry-in) for convenience. We show the tabulated information in Table 1 below. From a finite state machine analysis perspective, we say  $z$  is the present state of the machine because  $z$  is presently available as one of the inputs to the full adder;  $Z$  on the other hand is the next state because it is one of the variables we are solving for — given the inputs  $A$ ,  $B$  and the present state (or the carry-in)  $z$ .

Given state of doo	AB = 0	AB = 0	AB = 1	AB = 1	AB = 0	AB = 0	AB = 1	AB = 1
	Next state				Output			
$z$	$Z$				$S$			
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

Table 1: State transition table for serial adder FSM

At this point we can formulate the Boolean expressions for S and Z, where S is the sum output bit and Z is the carry output bit. Just in case you can't see the Boolean functions in the Table1, we recast the transition table as two K-maps in Table 2 for your convenience.

K-map For Z					K-map For S				
z/AB	00	01	10	11	z/AB	00	01	10	11
0	0	0	0	1	0	0	1	1	0
1	0	1	1	1	1	1	0	0	1

Table 2: K-maps for the next state variable Z and the output variable S


$$S = A \oplus B \oplus z$$

$$Z = A \cdot B + A \cdot z + B \cdot z$$

The reason these Boolean expressions look similar to the full adder equation is because they are the full adder expression. Here z is the carry-in signal and Z is the carry-out signal. Since the carry-out of the full adder becomes the carry-in to the full adder on the next operation, we use a D flipflop to save the carry signal. We use a D flipflop because we need the data in Z to pass to z intact for the next operation. Any other flipflop will return some z that may or may not be equal to Z.

## TUTORIAL-XIII

### Draw ASM chart for 3-bit updown counter



The circuit above is of a simple 3-bit Up/Down synchronous counter using JK flip-flops configured to operate as toggle or T-type flip-flops giving a maximum count of zero (000) to seven (111) and back to zero again. Then the 3-Bit counter advances upward in sequence (0,1,2,3,4,5,6,7) or downwards in reverse sequence (7,6,5,4,3,2,1,0) but generally, bidirectional counters can be made to change their count direction at any point in the counting sequence. An additional



input determines the direction of the count, either Up or Down and the timing diagram gives an example of the counters operation as this Up/Down input changes state.

Nowadays, both up and down counters are incorporated into single IC that is fully programmable to count in both an "Up" and a "Down" direction from any preset value producing a complete **Bidirectional Counter** chip. Common chips available are the 74HC190 4-bit BCD decade Up/Down counter, the 74F569 is a fully synchronous Up/Down binary counter and the CMOS 4029 4-bit Synchronous Up/Down counter.

## **21. Known Curriculum Gaps and inclusion of the same in the lecture schedule:**

Shall be provided later, as this has a revised syllabus and the course content is to be studied in details.

## **22. Group discussion topics**

1. Different Number Systems and their Conversions
2. Boolean algebra and Switching Functions
3. Different Combinational Circuits
4. Sequential Circuits Design
5. Algorithmic State Machines

## **23. References, Journals, websites and E-links**

### **REFERENCES:**

1. Introduction to Switching Theory and Logic Design – Fredriac J Hill, Gerald R Peterson, 3<sup>rd</sup> Edition, John Willey and Sons Inc,
2. Digital Fundamentals – A Systems approach – Thomas L Floyd, Pearson, 2013.
3. Digital Logic Design – Ye Brian and HoldsWorth, Elsevier
4. Fundamentals of Logic Design – Charles H. Roth, Thomson Publications, 5th Edition, 2004
5. Digital Logic Applications and Design – John M. Yarbrough, Thomson Publications, 2006
6. Digital logic and state machine design – Comer, 3<sup>rd</sup>, Oxford 2013.

### **WEBSITES**

1. [en.wikipedia.org/wiki/digital-electronics](http://en.wikipedia.org/wiki/digital-electronics)
2. [www.encyclopedia.com/doc/1G2-3401200206.html](http://www.encyclopedia.com/doc/1G2-3401200206.html)
3. [www.worldscibooks.com/engineering/3453.html](http://www.worldscibooks.com/engineering/3453.html)

### **JOURNALS**

1. Integration of an online digital logic design lab for it education
2. Conference on information technology education ( formerly CITC) archive
3. Proceedings of the 9<sup>th</sup> ACM SIGITE conference on information technology education

## **24. Quality Control Sheets**

A. Course End Survey:

Course end survey will be collected at the end of the semester.

B. Teaching Evaluation

Quality control department conducts online feedback, two times in the semester.

## **25.Students list**

<b>S.No.</b>	<b>Student Name</b>	<b>Roll No.</b>
1	SAGADI ROHITH GOUD	14R11A02
2	AMARANENI RUCHITHA	14R11A0201
3	ANASURI SAGAR	14R11A0202
4	AVIRENI ARUNA KUMARI	14R11A0203
5	B NAVEEN KUMAR	14R11A0204
6	B VENKATESH	14R11A0205
7	BANDARI SHIVA SAI	14R11A0206
8	BANOTH HARISH	14R11A0207
9	BOORA ABHILASH	14R11A0208
10	BUSANI RAVALI	14R11A0209
11	CHETTY GOUTHAMI	14R11A0210
12	CHIRRA SAHITHI	14R11A0211
13	CHITIKELA ANISH REDDY	14R11A0212
14	D SHASHANKA SAI	14R11A0213
15	DANDAMUDI SOWMYA	14R11A0214
16	DHARAVATH ANIL NAIK	14R11A0215
17	DONKULA HARIKA	14R11A0216
18	GANDI SANKEERTH GOUD	14R11A0217
19	GARIMELLA SHARANYA	14R11A0218
20	J ROHITH REDDY	14R11A0219
21	K ABHILASH BABU	14R11A0220
22	KONGARI ADITHYA	14R11A0221
23	KONKAMALLA VINAY	14R11A0222
24	M SHIVA RAKESH REDDY	14R11A0223
25	MANDA VIKAS	14R11A0224
26	MINUKURI MAHESH REDDY	14R11A0225
27	MOHAMMED	14R11A0226

	SAIFUDDIN	
28	P TULASI	14R11A0227
29	PALEPU AKHILA	14R11A0228
30	PANJALA RAJU GOUD	14R11A0229
31	PARAMKUSHAM VENKATA KRISHNA	14R11A0230
32	PARSA VENU	14R11A0231
33	RAMAVATH BHARGAV NAYAK	14R11A0232
34	SHEELA DIVYA	14R11A0233
35	SIDDIPETA SAI	14R11A0234
36	SINDHUJA PIPPALLA	14R11A0235
37	SURINENI SAKIRAN	14R11A0236
38	THOLICHUKKA BUCHI RAJU	14R11A0237
39	THOTA MANOHAR	14R11A0238
40	VENKATA RAMANA BHAKTHAVATSALA	14R11A0239
41	YELLETI AISHWARYA	14R11A0240
42	YILLA SAI KUMAR	14R11A0241

## **26. Group-wise students list for discussion topic:**

<b>Group-I</b>		
1	SAGADI ROHITH GOUD	14R11A02
2	AMARANENI RUCHITHA	14R11A0201
3	ANASURI SAGAR	14R11A0202
4	AVIRENI ARUNA KUMARI	14R11A0203
5	B NAVEEN KUMAR	14R11A0204
6	B VENKATESH	14R11A0205
<b>Group-II</b>		
7	BANDARI SHIVA SAI	14R11A0206
8	BANOTH HARISH	14R11A0207
9	BOORA ABHILASH	14R11A0208
10	BUSANI RAVALI	14R11A0209
11	CHETTY GOUTHAMI	14R11A0210
12	CHIRRA SAHITHI	14R11A0211
<b>Group-III</b>		
13	CHITIKELA ANISH REDDY	14R11A0212

14	D SHASHANKA SAI	14R11A0213
15	DANDAMUDI SOWMYA	14R11A0214
16	DHARAVATH ANIL NAIK	14R11A0215
17	DONKULA HARIKA	14R11A0216
18	GANDI SANKEERTH GOUD	14R11A0217
<b>Group-IV</b>		
19	GARIMELLA SHARANYA	14R11A0218
20	J ROHITH REDDY	14R11A0219
21	K ABHILASH BABU	14R11A0220
22	KONGARI ADITHYA	14R11A0221
23	KONKAMALLA VINAY	14R11A0222
24	M SHIVA RAKESH REDDY	14R11A0223
<b>Group-V</b>		
25	MANDA VIKAS	14R11A0224
26	MINUKURI MAHESH REDDY	14R11A0225
27	MOHAMMED SAIFUDDIN	14R11A0226
28	P TULASI	14R11A0227
29	PALEPU AKHILA	14R11A0228
30	PANJALA RAJU GOUD	14R11A0229
<b>Group-VI</b>		
31	PARAMKUSHAM VENKATA KRISHNA	14R11A0230
32	PARSA VENU	14R11A0231
33	RAMAVATH BHARGAV NAYAK	14R11A0232
34	SHEELA DIVYA	14R11A0233
35	SIDDIPETA SAI	14R11A0234
36	SINDHUJA PIPPALLA	14R11A0235
<b>Group-VII</b>		
37	SURINENI SAIKIRAN	14R11A0236
38	THOLICHUKKA BUCHI RAJU	14R11A0237
39	THOTA MANOHAR	14R11A0238
40	VENKATA RAMANA BHAKTHAVATSALA	14R11A0239
41	YELLETI AISHWARYA	14R11A0240
42	YILLA SAI KUMAR	14R11A0241